forked from H-S-S-11/tinytapeout-verilog-test
-
Notifications
You must be signed in to change notification settings - Fork 0
/
info.yaml
38 lines (37 loc) · 1.92 KB
/
info.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
---
# TinyTapeout project information
#
# As everyone will have access to all designs, try to make it easy for someone new to your design to know what
# it does and how to operate it.
#
# This will be automatically collected and used to make a datasheet for the chip.
project:
author: "Aidan Medcalf" # Your name
title: "TinyIO" # Project title
description: "Tiny I/O expander with SPI interface" # Short description of what your project does
how_it_works: "TinyIO takes 7 bits in as digital outputs, and sends 3 bits out from its digital inputs." # Longer description of how the project works
how_to_test: "7-bit SPI transaction. Supply nCE, SIN and SCK." # Instructions on how someone could test your project, include things like what buttons do what and how to set the clock if needed
external_hw: "SPI driver" # Describe any external hardware needed
doc_link: "https://github.com/AidanMedcalf/tinytapeout-tinyio/blob/main/README.md" # URL to longer form documentation, eg the README.md in your repository
clock_hz: 0 # Clock frequency in Hz (if required)
language: "Verilog" # other examples include Verilog, Amaranth, VHDL, etc
wokwi_id: 341432284947153491 # the wokwi ID
picture: "" # relative path to a picture in your repository
inputs: # a description of what the inputs do
- clock
- reset
- serial clock
- chip enable
- serial in
- in0
- in1
- in2
outputs:
- out0
- out1
- out2
- out3
- out4
- out5
- out6
- serial out