Skip to content

Latest commit

 

History

History
57 lines (43 loc) · 1.62 KB

AmpereAltra.md

File metadata and controls

57 lines (43 loc) · 1.62 KB

Ampere:registered: Altra:registered:

Product page: Ampere Altra; Data Sheet

Arm IP:

  • Neoverse- 1 & 2 CPUs, each at 32-80 cores, up to 3.30 GHz

Use Cases:

Specifications

Processor Subsystem

  • 80 Arm® v8.2+ 64-bit CPU cores up to 3.30 GHz maximum
  • 64 KB L1 I-cache, 64 KB L1 D-cache per core
  • 1 MB L2 cache per core
  • 32 MB System Level Cache (SLC)
  • 2x full-width (128b) SIMD
  • Coherent Mesh Interconnect (CMI):
    • Distributed snoop filtering

Memory

  • 8x 72-bit DDR4-3200 channels
  • SECDED ECC, Symbol-based ECC, and DDR4 RAS features
  • Up to 16 DIMMs and 4 TB/socket

System Resources

  • Full interrupt virtualization (GICv3)
  • Full I/O virtualization (SMMUv3)
  • Enterprise server-class RAS

Connectivity

  • 128 lanes of PCIe Gen4
    • 8 x8 PCIe + 4 x16 PCIe/CCIX with Extended Speed Mode (ESM) support for data transfers at 20/25 GT/s
    • 48 controllers to support up to 32 x2 links
  • 192 PCIe lanes in 2P configuration
  • Coherent multi-socket support
  • 4 x16 CCIX lanes

Technology and Functionality

  • Armv8.2+, SBSA Level 4
  • Advanced Power Management
    • Dynamic estimation, Voltage droop mitigation

Performance and Power

  • Est. SPECrate® 2017_int_base (SKU: AC-108025002): 301 at

Usage Power: 187 W

  • Max TDP: 250 W

Process Technology

  • TSMC 7 nm FinFET