{"payload":{"header_redesign_enabled":false,"results":[{"id":"605215526","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"AtlasFPGA/DVI_1280x1024_CYC1000","hl_trunc_description":"RTL, a graphic form to deal with free wrappers in DVI signals","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":605215526,"name":"DVI_1280x1024_CYC1000","owner_id":83671058,"owner_login":"AtlasFPGA","updated_at":"2023-12-11T12:24:43.000Z","has_issues":true}},"sponsorable":false,"topics":["dvi","cyc1000","max1000"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAtlasFPGA%252FDVI_1280x1024_CYC1000%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/AtlasFPGA/DVI_1280x1024_CYC1000/star":{"post":"40lI7xnBt5tD6aO2j6QLF4JW377Hg_iug616YdmWYMfcW_qOJFKaowaXWzB3CUQX4R4COTK65kgyVmdazd9Dwg"},"/AtlasFPGA/DVI_1280x1024_CYC1000/unstar":{"post":"6LC3m0Nm1_PLmCQNMz697RK1Eq70je6LenZkKOhmabmXITmBsUA8maLczUo-tvN8gbLAQHUdl8WglQvGqcVYDg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"sCad17IRIniXjBVy7pJxY6QP6JrILceRC_TB-JDcj1mP-TdVCOzakRnA59vH_CYdr-UsOrd4fo2gAHtxIYivqw"}}},"title":"Repository search results"}