We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Extract AXI (Full, Lite and Stream) interfaces from Verilog source files