-
Notifications
You must be signed in to change notification settings - Fork 0
/
transcript
96 lines (96 loc) · 2.19 KB
/
transcript
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
# vsim -c work.tb_riscv_pipelined_top -do "run -all; quit -sim; quit;"
# Start time: 11:20:03 on Dec 15,2023
# Loading sv_std.std
# Loading work.tb_riscv_pipelined_top
# Loading work.riscv_pipelined_top
# Loading work.pc
# Loading work.pipeline_reg_1
# Loading work.mux_2x1
# Loading work.adder
# Loading work.inst_mem
# Loading work.reg_file
# Loading work.imm_generator
# Loading work.branch_checker
# Loading work.alu_decoder
# Loading work.alu_new
# Loading work.pipeline_reg_2
# Loading work.lsu
# Loading work.data_mem
# Loading work.csr_decoder
# Loading work.csr_regs
# Loading work.csr_ops
# Loading work.mux_4x1
# Loading work.riscv_pkg
# Loading work.forwarding_unit
# Loading work.main_decoder
# run -all
# =============== Register file is: ===============
# x 0 = 0x00000000
# x 1 = 0x00000002
# x 2 = 0x00000003
# x 3 = 0x00000014
# x 4 = 0x00000028
# x 5 = 0x00000001
# x 6 = 0x00000000
# x 7 = 0x00000002
# x 8 = 0x00000000
# x 9 = 0x00000000
# x10 = 0x00000000
# x11 = 0x00000000
# x12 = 0x00000000
# x13 = 0x00000000
# x14 = 0x00000000
# x15 = 0x00000000
# x16 = 0x00000000
# x17 = 0x00000000
# x18 = 0x00000000
# x19 = 0x00000000
# x20 = 0x00000014
# x21 = 0x00000000
# x22 = 0x00000008
# x23 = 0x00000001
# x24 = 0x00000080
# x25 = 0x00000800
# x26 = 0x00000880
# x27 = 0x00000000
# x28 = 0x00000000
# x29 = 0x00000000
# x30 = 0x00000000
# x31 = 0x00000000
#
#
# =============== Data memory is: ===============
# x 0 = 0x00000000
# x 1 = 0x00000000
# x 2 = 0x00000000
# x 3 = 0x00000000
# x 4 = 0x00000000
# x 5 = 0x00000000
# x 6 = 0x00000000
# x 7 = 0x00000000
# x 8 = 0x00000000
# x 9 = 0x00000000
# x10 = 0x00000000
# x11 = 0x00000000
# x12 = 0x00000000
# x13 = 0x00000000
# x14 = 0x00000000
# x15 = 0x00000000
# x16 = 0x00000000
# x17 = 0x00000000
# x18 = 0x00000000
# x19 = 0x00000000
# x20 = 0x00000000
#
#
# =============== CSR memory is: ===============
# mstatus = 0x00000008
# mie = 0x00000880
# mtvec = 0x00000000
# mepc = 0x000000a8
# mcause = 0x00000002
# mip = 0x00000000
# ** Note: $finish : simulator/tb_riscv_pipelined_top.sv(111)
# Time: 655 ps Iteration: 0 Instance: /tb_riscv_pipelined_top
# End time: 11:20:05 on Dec 15,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0