{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":669985190,"defaultBranch":"master","name":"ethernet-physical-layer","ownerLogin":"Essenceia","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-07-24T03:25:51.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/9284208?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1698690929.0","currentOid":""},"activityList":{"items":[{"before":"2f61dcd1ad1e037f9167a70675a7cd30c71b4c80","after":"8c144cac7efb43531fe0dcd2d8d92370711c1fd3","ref":"refs/heads/master","pushedAt":"2024-01-02T03:47:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL,TCL: Added test led","shortMessageHtmlLink":"RTL,TCL: Added test led"}},{"before":"718a1d8e84f3a8e950b08b7f4a476f179316d5ff","after":"2f61dcd1ad1e037f9167a70675a7cd30c71b4c80","ref":"refs/heads/master","pushedAt":"2024-01-02T03:33:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL,TCL: Working on bringup, atxpll not locking for 644MHz oscillator, added status led, crying myself to sleep","shortMessageHtmlLink":"RTL,TCL: Working on bringup, atxpll not locking for 644MHz oscillator…"}},{"before":"cdff4e874ac2baded013e5ec25d8dd2dfe52d167","after":"718a1d8e84f3a8e950b08b7f4a476f179316d5ff","ref":"refs/heads/master","pushedAt":"2023-12-30T04:30:39.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"MAKE: Upade programing command, using jtag","shortMessageHtmlLink":"MAKE: Upade programing command, using jtag"}},{"before":"52dab45dd5f3bb9043bf406f41b870c31ec32811","after":"cdff4e874ac2baded013e5ec25d8dd2dfe52d167","ref":"refs/heads/master","pushedAt":"2023-12-28T23:12:19.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"MAKE: Renamed place reciepe to fit","shortMessageHtmlLink":"MAKE: Renamed place reciepe to fit"}},{"before":"426cca14a321d625c7c43393755840c7e71faf6d","after":"52dab45dd5f3bb9043bf406f41b870c31ec32811","ref":"refs/heads/master","pushedAt":"2023-12-09T19:12:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"DOC: Aesthetic change to the tb readme, breaking out tb list to make it more readable","shortMessageHtmlLink":"DOC: Aesthetic change to the tb readme, breaking out tb list to make …"}},{"before":"9a9b7c200f0e1d7d2447641b838bc7652a0a0191","after":"426cca14a321d625c7c43393755840c7e71faf6d","ref":"refs/heads/master","pushedAt":"2023-11-09T21:30:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TODO: Add todo for fixing rx 40g nreset path, paused with absence of the build server","shortMessageHtmlLink":"TODO: Add todo for fixing rx 40g nreset path, paused with absence of …"}},{"before":"0d011091d3e49e24d697b5095ecaafae21d3cd75","after":"9a9b7c200f0e1d7d2447641b838bc7652a0a0191","ref":"refs/heads/master","pushedAt":"2023-11-09T21:21:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL: Add fake reset signal to force toggle of reset signals to help in PCS debugging: don't wait for FPGA_nrst","shortMessageHtmlLink":"RTL: Add fake reset signal to force toggle of reset signals to help i…"}},{"before":"a27899966d5eb2af82f34fad87542f6fb36c6a14","after":"0d011091d3e49e24d697b5095ecaafae21d3cd75","ref":"refs/heads/master","pushedAt":"2023-11-06T21:56:44.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"SVG: Update svg for esthetics","shortMessageHtmlLink":"SVG: Update svg for esthetics"}},{"before":"5ae56c68ed4ca56a896f9e4417b8cefdf7120c63","after":"a27899966d5eb2af82f34fad87542f6fb36c6a14","ref":"refs/heads/master","pushedAt":"2023-11-06T20:58:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"README: Update quickstart to mention FPGA build and not testbench","shortMessageHtmlLink":"README: Update quickstart to mention FPGA build and not testbench"}},{"before":"81929ac7df207012c06ba4d2c45da0ef8abb31e3","after":"5ae56c68ed4ca56a896f9e4417b8cefdf7120c63","ref":"refs/heads/master","pushedAt":"2023-11-06T16:43:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL: Fix PCS transiser nreset logic: was inverted","shortMessageHtmlLink":"RTL: Fix PCS transiser nreset logic: was inverted"}},{"before":"50cd7f1d889e421f207ca2b6913781d9be94e101","after":"81929ac7df207012c06ba4d2c45da0ef8abb31e3","ref":"refs/heads/master","pushedAt":"2023-10-31T18:21:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL,SDC: Lint fix, clarify sdc constraints to match only with 10g and not 40g ( no need for false path)","shortMessageHtmlLink":"RTL,SDC: Lint fix, clarify sdc constraints to match only with 10g and…"}},{"before":"e4bde78f83566b3f0d1a2317ad314d6fba2bc980","after":"50cd7f1d889e421f207ca2b6913781d9be94e101","ref":"refs/heads/master","pushedAt":"2023-10-31T07:45:47.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"MAKE: Fix typo in receipie name, assemble wasn't getting envoked by build command","shortMessageHtmlLink":"MAKE: Fix typo in receipie name, assemble wasn't getting envoked by b…"}},{"before":"a5295126b64f52d8ef575839640d0055c4ee641f","after":"e4bde78f83566b3f0d1a2317ad314d6fba2bc980","ref":"refs/heads/master","pushedAt":"2023-10-31T07:36:48.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL: Connecting common pcs clocks, linting, work in progress","shortMessageHtmlLink":"RTL: Connecting common pcs clocks, linting, work in progress"}},{"before":"4b49f4f28cd97f5ad24df1ac244abc9758274d73","after":"a5295126b64f52d8ef575839640d0055c4ee641f","ref":"refs/heads/master","pushedAt":"2023-10-31T05:51:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TCL.RTL,MAKE: Add qsft transiver module, connecting transiver signals to pcs loopback in top level, work in progress","shortMessageHtmlLink":"TCL.RTL,MAKE: Add qsft transiver module, connecting transiver signals…"}},{"before":"2607989d623bee2fdc8b7ac4bc131e32e26d52f9","after":"4b49f4f28cd97f5ad24df1ac244abc9758274d73","ref":"refs/heads/master","pushedAt":"2023-10-31T04:48:08.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL: Added CDC fifo to 40G PCS. added modules to the top level, work in progress","shortMessageHtmlLink":"RTL: Added CDC fifo to 40G PCS. added modules to the top level, work …"}},{"before":"bc56b74e056c565875ca71b02dbc2c8e16713c9e","after":"2607989d623bee2fdc8b7ac4bc131e32e26d52f9","ref":"refs/heads/master","pushedAt":"2023-10-31T04:47:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TCL,MAKE: Added CDC fifo for 40GBASE-R","shortMessageHtmlLink":"TCL,MAKE: Added CDC fifo for 40GBASE-R"}},{"before":null,"after":"21f8f91e5e993bd2a69715e99478acdbcdf1c7e8","ref":"refs/heads/23.3","pushedAt":"2023-10-30T18:35:29.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TCL: Changed tcl file for transiver IP generation for quartus 23.3, previous tcl file was not compatible","shortMessageHtmlLink":"TCL: Changed tcl file for transiver IP generation for quartus 23.3, p…"}},{"before":"2bb03c14f933e6021ea853bec641752bb0decf05","after":"bc56b74e056c565875ca71b02dbc2c8e16713c9e","ref":"refs/heads/master","pushedAt":"2023-10-28T23:28:18.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"SDC: Updated false path maching to reflect code changes","shortMessageHtmlLink":"SDC: Updated false path maching to reflect code changes"}},{"before":"563035ca0ef73817d8dd0bd2d1a0054c98e1409a","after":"2bb03c14f933e6021ea853bec641752bb0decf05","ref":"refs/heads/master","pushedAt":"2023-10-28T23:03:45.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TCL: Update board support package, rename gx signals, added pin assignements for second sfp port and first qsfp","shortMessageHtmlLink":"TCL: Update board support package, rename gx signals, added pin assig…"}},{"before":"fc6a0221a37c434caa1cf42b98666408f09f1b29","after":"563035ca0ef73817d8dd0bd2d1a0054c98e1409a","ref":"refs/heads/master","pushedAt":"2023-10-27T22:24:21.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL: Moving all pcs realted modules will the exeption of the transiver behind there own module in an effort to make the code generic and easily parametrisable between 10G and 40G, transiver is staying in top due to IP generation related issues","shortMessageHtmlLink":"RTL: Moving all pcs realted modules will the exeption of the transive…"}},{"before":"50bab98fe823b5fd879d77426832b104e90746bc","after":"fc6a0221a37c434caa1cf42b98666408f09f1b29","ref":"refs/heads/master","pushedAt":"2023-10-26T23:39:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TODO: Update todo list","shortMessageHtmlLink":"TODO: Update todo list"}},{"before":"cb8c2dae95476c2a7d3abdfcaf5022545cfcad1b","after":"50bab98fe823b5fd879d77426832b104e90746bc","ref":"refs/heads/master","pushedAt":"2023-10-26T23:27:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"STP: Add empty signal tap file","shortMessageHtmlLink":"STP: Add empty signal tap file"}},{"before":"bf28e5a84ca04793a81accf39ec4f9d0392344b9","after":"cb8c2dae95476c2a7d3abdfcaf5022545cfcad1b","ref":"refs/heads/master","pushedAt":"2023-10-26T22:49:29.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"SDC,GIT: TODO in SDC to improve contraint on paths in loopback module, modify gitignore to add tap files and ignore content of quartus project dir","shortMessageHtmlLink":"SDC,GIT: TODO in SDC to improve contraint on paths in loopback module…"}},{"before":"b074c24bb45c00b1e7e6b8d95963a02e603480e6","after":"bf28e5a84ca04793a81accf39ec4f9d0392344b9","ref":"refs/heads/master","pushedAt":"2023-10-26T21:58:47.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"MAKE: Add timing rebuild receipe","shortMessageHtmlLink":"MAKE: Add timing rebuild receipe"}},{"before":"32e0f35ba0301f6a09332bf4cc70819c843e7fb3","after":"b074c24bb45c00b1e7e6b8d95963a02e603480e6","ref":"refs/heads/master","pushedAt":"2023-10-26T21:58:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL,SDC,TCL: Created dedicated loopback module, added ignores for paths in the phase realigner, added file to tcl build flow, timing meet","shortMessageHtmlLink":"RTL,SDC,TCL: Created dedicated loopback module, added ignores for pat…"}},{"before":"b181183d0f6ddb7ea35b67295e7b63e38217340b","after":"32e0f35ba0301f6a09332bf4cc70819c843e7fb3","ref":"refs/heads/master","pushedAt":"2023-10-26T20:48:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"SDC: Add timing constraint file, work in progress","shortMessageHtmlLink":"SDC: Add timing constraint file, work in progress"}},{"before":"281699b2c49c0af9e6423831031a5ac3329a4620","after":"b181183d0f6ddb7ea35b67295e7b63e38217340b","ref":"refs/heads/master","pushedAt":"2023-10-26T19:07:49.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"RTL: Top level timing work, removed pcs rx locked as it was hurting timing and implied in nreset, adding cdc sync for nreset, working on tolerating de-phasing between tx and rx data paths ( pcs tx and pcs rx run at the same freq, no guaranty for phase )","shortMessageHtmlLink":"RTL: Top level timing work, removed pcs rx locked as it was hurting t…"}},{"before":"d74566c767e02b045eeb259e24a434b44bdf1619","after":"281699b2c49c0af9e6423831031a5ac3329a4620","ref":"refs/heads/master","pushedAt":"2023-10-25T06:41:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TCL: Cut out CDC clock paths after having put in logic to revent metastability","shortMessageHtmlLink":"TCL: Cut out CDC clock paths after having put in logic to revent meta…"}},{"before":"01e172a58ffb70cbc1d07900091dfc0910d7bb8a","after":"d74566c767e02b045eeb259e24a434b44bdf1619","ref":"refs/heads/master","pushedAt":"2023-10-25T05:08:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"TCL: writing tcl utils functions to explore database","shortMessageHtmlLink":"TCL: writing tcl utils functions to explore database"}},{"before":"5cb9975a68a73ad9944b1cfcdc3bc365cb9a2d7e","after":"01e172a58ffb70cbc1d07900091dfc0910d7bb8a","ref":"refs/heads/master","pushedAt":"2023-10-24T05:41:34.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Essenceia","name":"Julia Desmazes","path":"/Essenceia","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/9284208?s=80&v=4"},"commit":{"message":"DOC: Added readme with quick build command","shortMessageHtmlLink":"DOC: Added readme with quick build command"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD1bWfgwA","startCursor":null,"endCursor":null}},"title":"Activity · Essenceia/ethernet-physical-layer"}