{"payload":{"header_redesign_enabled":false,"results":[{"id":"669985190","archived":false,"color":"#e4cc98","followers":14,"has_funding_file":false,"hl_name":"Essenceia/ethernet-physical-layer","hl_trunc_description":"RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.","language":"Tcl","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":669985190,"name":"ethernet-physical-layer","owner_id":9284208,"owner_login":"Essenceia","updated_at":"2024-01-02T03:47:03.820Z","has_issues":true}},"sponsorable":false,"topics":["c","fpga","rtl","verilog","ethernet","iverilog","vpi","pcs","10gbase-r","40gbase-r"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AEssenceia%252Fethernet-physical-layer%2B%2Blanguage%253ATcl","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Essenceia/ethernet-physical-layer/star":{"post":"XP4i8jGK5th9QNqVHAcBpKtT3sxEM0_n_CgI43Fzwoh8N14Q2-TbQVNvn786u7p6UDkKN2bhAWzNWnTJiy7A4g"},"/Essenceia/ethernet-physical-layer/unstar":{"post":"DLzcqoaV7WQIdu1_RrGTg55sItc1lRTWLxEhdGZOZzCdmmhJFbOGdulSVhjbfC-BVcfZSowen99K8ZLSOvZgWg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"uRE-om3JwANX3X0umDVHpGO9fPLuo9HihB_4Cw_XhgnzKBvl8GRLzrnOLzAXGHTtz1Tk6LXzN3RRd0Hou6TtEQ"}}},"title":"Repository search results"}