



SemiMod GmbH

REPORT

Topic: SG13G2 MOSFET Model Library in Ngspice - Sanity Check

Author 1 Markus Müller

Author 2 Mario Krattenmacher

Contact: markus.mueller@semimod.de

Contents

1	Introduction	1
2	IHP SG13G2 PSP NMOS $w = 0.35 \mu\text{m}$ $l = 0.13 \mu\text{m}$ Sanity Checks	1
3	IHP SG13G2 PSP NMOS $w = 0.90 \mu\text{m}$ $l = 0.13 \mu\text{m}$ Sanity Checks	6
4	IHP SG13G2 PSP NMOS $w = 0.35 \mu\text{m}$ $l = 0.25 \mu\text{m}$ Sanity Checks	10
5	IHP SG13G2 PSP PMOS $w = 0.35 \mu\text{m}$ $l = 0.13 \mu\text{m}$ Sanity Checks	15
6	IHP SG13G2 PSP PMOS $w = 0.35 \mu\text{m}$ $l = 0.35 \mu\text{m}$ Sanity Checks	19
7	IHP SG13G2 NMOS Length Scaling Sanity Checks	24
8	IHP SG13G2 PMOS Length Scaling Sanity Checks	25
9	IHP SG13G2 NMOS Width Scaling Sanity Checks	26
10	IHP SG13G2 PMOS Width Scaling Sanity Checks	28
11	IHP SG13G2 NMOS Corner Sanity Checks	29

1 Introduction

This document shows several **simulated** MOSFET characteristics for the open-source IHP SG13G2 process. The code for generating this document is available on Gitlab and maintained by SemiMod GmbH. The document is automatically generated using the DMT-core, DMT-extraction and Pylatex packages. The transistor width used for normalization of currents is given in the section headings.

2 IHP SG13G2 PSP NMOS $w = 0.35 \mu\text{m}$ $l = 0.13 \mu\text{m}$ Sanity Checks

This section gives an overview of the DC Characteristics of the transistor. Next, some DC characteristics @ $T = 300 \text{ K}$ are visualized.




Figure 1: $J_D(V_{GS})$ at V_{DS} and $T = 300 \text{ K}$.




Figure 2: $J_D(V_{GS})$ at V_{BC} and $T = 300$ K.




Figure 3: $J_D(V_{DS})$ at V_{GS} and $T = 300$ K.

Next, some AC characteristics @ $T = 300$ K are visualized.




Figure 4: $f_T(J_D)$ at V_{DS} and $T = 300$ K.




Figure 5: $f_{max}(J_D)$ at V_{DS} and $T = 300$ K.




Figure 6: $\text{MSG}(J_D)$ at V_{DS} and $T = 300$ K.




Figure 7: $\Re \{Y_{21}\}$ (J_D) at V_{DS} and $T = 300$ K.

Next, some characteristics at different T and $V_{DS} = 1.5$ V are visualized.




Figure 8: $J_D(V_{GS})$ at $V_{DS} = 1.5 \text{ V}$ over T .




Figure 9: $f_T(J_D)$ at $V_{DS} = 1.5 \text{ V}$ over T .

3 IHP SG13G2 PSP NMOS $w = 0.90 \mu\text{m}$ $l = 0.13 \mu\text{m}$ Sanity Checks

This section gives an overview of the DC Characteristics of the transistor. Next, some DC characteristics @ $T = 300$ K are visualized.




Figure 10: $J_D(V_{GS})$ at V_{DS} and $T = 300$ K.




Figure 11: $J_D(V_{GS})$ at V_{BC} and $T = 300$ K.




Figure 12: $J_D(V_{DS})$ at V_{GS} and $T = 300$ K.

Next, some AC characteristics @ $T = 300$ K are visualized.




Figure 13: $f_T(J_D)$ at V_{DS} and $T = 300$ K.




Figure 14: $f_{\max}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 15: $\text{MSG}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 16: $\Re \{Y_{21}\}$ (J_D) at V_{DS} and $T = 300$ K.

Next, some characteristics at different T and $V_{DS} = 1.5$ V are visualized.




Figure 17: $J_D(V_{GS})$ at $V_{DS} = 1.5$ V over T .




Figure 18: $f_T(J_D)$ at $V_{DS} = 1.5$ V over T .

4 IHP SG13G2 PSP NMOS $w = 0.35 \mu\text{m}$ $l = 0.25 \mu\text{m}$ Sanity Checks

This section gives an overview of the DC Characteristics of the transistor. Next, some DC characteristics @ $T = 300$ K are visualized.




Figure 19: $J_D(V_{GS})$ at V_{DS} and $T = 300$ K.




Figure 20: $J_D(V_{GS})$ at V_{BC} and $T = 300$ K.




Figure 21: $J_D(V_{DS})$ at V_{GS} and $T = 300$ K.

Next, some AC characteristics @ $T = 300$ K are visualized.




Figure 22: $f_T(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 23: $f_{\max}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 24: $\text{MSG}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 25: $\Re \{Y_{21}\}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.

Next, some characteristics at different T and $V_{\text{DS}} = 1.5 \text{ V}$ are visualized.




Figure 26: $J_D(V_{GS})$ at $V_{DS} = 1.5 \text{ V}$ over T .




Figure 27: $f_T(J_D)$ at $V_{DS} = 1.5 \text{ V}$ over T .

5 IHP SG13G2 PSP PMOS $w = 0.35 \mu\text{m}$ $l = 0.13 \mu\text{m}$ Sanity Checks

This section gives an overview of the DC Characteristics of the transistor. Next, some DC characteristics @ $T = 300$ K are visualized.




Figure 28: $J_D(V_{GS})$ at V_{DS} and $T = 300$ K.




Figure 29: $J_D(V_{GS})$ at V_{BC} and $T = 300$ K.




Figure 30: $J_D(V_{DS})$ at V_{GS} and $T = 300$ K.

Next, some AC characteristics @ $T = 300$ K are visualized.




Figure 31: $f_T(J_D)$ at V_{DS} and $T = 300$ K.




Figure 32: $f_{\max}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 33: $\text{MSG}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 34: $\Re\{\underline{Y}_{21}\}$ (J_D) at V_{DS} and $T = 300$ K.

Next, some characteristics at different T and $V_{DS} = 1.5$ V are visualized.




Figure 35: $J_D(V_{GS})$ at $V_{DS} = 1.5$ V over T .




Figure 36: $f_T(J_D)$ at $V_{DS} = 1.5$ V over T .

6 IHP SG13G2 PSP PMOS $w = 0.35$ μm $l = 0.35$ μm Sanity Checks

This section gives an overview of the DC Characteristics of the transistor. Next, some DC characteristics @ $T = 300$ K are visualized.




Figure 37: $J_D(V_{GS})$ at V_{DS} and $T = 300$ K.




Figure 38: $J_D(V_{GS})$ at V_{BC} and $T = 300$ K.




Figure 39: $J_D(V_{DS})$ at V_{GS} and $T = 300$ K.

Next, some AC characteristics @ $T = 300$ K are visualized.




Figure 40: $f_T(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 41: $f_{\max}(J_D)$ at V_{DS} and $T = 300 \text{ K}$.




Figure 42: $\text{MSG}(J_D)$ at V_{DS} and $T = 300$ K.




Figure 43: $\Re \{-Y_{21}\}$ (J_D) at V_{DS} and $T = 300$ K.

Next, some characteristics at different T and $V_{DS} = 1.5$ V are visualized.




Figure 44: $J_D(V_{GS})$ at $V_{DS} = 1.5$ V over T .




Figure 45: $f_T(J_D)$ at $V_{DS} = 1.5$ V over T .

7 IHP SG13G2 NMOS Length Scaling Sanity Checks




Figure 46: $J_D(V_{GS})$ at $V_{DS} = 1$ V over device length.




Figure 47: $J_D(V_{DS})$ at $V_{GS} = 0.9$ V over device length.




Figure 48: $f_T(J_D)$ at $V_{DS} = 1$ V over device length.

8 IHP SG13G2 PMOS Length Scaling Sanity Checks




Figure 49: $J_D(V_{GS})$ at $V_{DS} = 1$ V over device length.




Figure 50: $J_D(V_{DS})$ at $V_{GS} = 0.9$ V over device length.




Figure 51: $f_T(J_D)$ at $V_{DS} = 1$ V over device length.

9 IHP SG13G2 NMOS Width Scaling Sanity Checks




Figure 52: $J_D(V_{GS})$ at $V_{DS} = 1$ V over device width.




Figure 53: $J_D(V_{DS})$ at $V_{GS} = 0.9$ V over device width.




Figure 54: $f_T(J_D)$ at $V_{DS} = 1$ V over device width.

10 IHP SG13G2 PMOS Width Scaling Sanity Checks




Figure 55: $J_D(V_{GS})$ at $V_{DS} = 1$ V over device width.




Figure 56: $J_D(V_{DS})$ at $V_{GS} = 0.9$ V over device width.




Figure 57: $f_T(J_D)$ at $V_{DS} = 1$ V over device width.

11 IHP SG13G2 NMOS Corner Sanity Checks




Figure 58: $J_D(V_{GS})$ at $V_{DS} = 1$ V over corners.




Figure 59: $J_D(V_{DS})$ at $V_{GS} = 0.9$ V over corners.




Figure 60: $f_T(J_D)$ at $V_{DS} = 1$ V over corners.