-
Notifications
You must be signed in to change notification settings - Fork 56
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Slit rules in process spec #99
Comments
Thanks @hpretl for the question. You are absolutely right. A more precise description of the affected levels can be very helpful. Slt.e affects all metals that are connected to the pad. However, I'm not entirely sure whether this can be easily implemented with the standard DRC tools. This needs to be evaluated separately. Slt.e1 here only affects the metals that a MIM capacitor is actually composed of, i.e. Metal5 and TopMetal1. |
@stefansimon42 Do you mean "Slt.e affects all metals covered by |
For example, a pad can extend from layer Metal3 to TopMetal2. These layers should not be slotted. However, if a ground plane runs underneath in Metal1, this must be slotted. It is thus important to also check the connectivity between Pad-TopMetal2 and the underlying metal layers and then define which layers are to be slotted. |
@stefansimon42 Thanks, yes, this totally makes sense. So the rule is (formulated a bit clumsy) |
Please add clarifying language whether the slitting rules
Slt.e
andSlt.e1
in https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_layout_rules.pdf are true for all metals, or justTopMetal2
.In addition, maybe the layer names should be mentioned which create these exceptions.
The text was updated successfully, but these errors were encountered: