{"payload":{"header_redesign_enabled":false,"results":[{"id":"794792164","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"LojananS/305-team-21","hl_trunc_description":"Team 21 - Mini-Project","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":794792164,"name":"305-team-21","owner_id":126728354,"owner_login":"LojananS","updated_at":"2024-07-30T02:14:46.230Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","flappy-bird","vga","quartus-prime","altera-fpga","de0-cv"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ALojananS%252F305-team-21%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/LojananS/305-team-21/star":{"post":"KMbmzYG9ThqOI7w-xB7ToGzdmmj_9fZJTntyjMw1wO-oIQqerzYVJfPghYJrv0fIQS34ixQQfXacbYV2qGX2Bw"},"/LojananS/305-team-21/unstar":{"post":"dbY1s4W1BLopIIFogHCfcRvmZa9W5eqHPHnzVM6obxRJ0es2Pw46NxZ28LiGKmdQlZVstAhmx-u8RRkHXiOmlA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"A329jLaneLdilcLrUAX1_7fFiXt8FtsvRkFf36yB0MNxQfzkK0y9othbeXKUwyENfWfxJKvPsrHugIfgTSlZug"}}},"title":"Repository search results"}