- 👋 Hi, I’m @MassimoGiacobbe
- 👀 I’m interested in VLSI design and electronics as a whole
- 🌱 I’m currently learning systemverilog and UVM
- 📫 How to reach me: linkedin or email
- 😄 Pronouns: he/him
Popular repositories Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.