Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 202 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 202 Bytes

Digital-Clock-in-VHDL

Digital clock in VHDL, on Altera Cyclone IV FPGA Board A-C4E6. This work was presented on PLP discipline during electrical engineer course at Mackenzie Presbyterian University.