{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":344098372,"defaultBranch":"main","name":"platform","ownerLogin":"Mi-V-Soft-RISC-V","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-03-03T11:09:10.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/69243549?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1709188775.0","currentOid":""},"activityList":{"items":[{"before":"8a2f084cd36f771a6ff33e0b19f3f20e5171f07d","after":"d8eb1e3688411715068403561042f77537aa7802","ref":"refs/heads/main","pushedAt":"2024-07-30T06:40:18.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"update for New ECC Interrupts\n\ninterrupt handler updated to account for the new 4 new ECC error interrupts\n\nJira-id: ESSBM-258\nSigned-off-by: Rohitkumar Girase <Rohit.Girase@microchip.com>","shortMessageHtmlLink":"update for New ECC Interrupts"}},{"before":"5b12a124646f8b9175e501c6d844a6d7b23f1509","after":"8a2f084cd36f771a6ff33e0b19f3f20e5171f07d","ref":"refs/heads/main","pushedAt":"2024-07-16T09:53:11.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"Update ordering of direct interrupt handlers in local IRQ table\n\nIn direct interrupt mode, irq handlers are called via the\nlocal_irq_handler_table. The ordering of the handlers was not\nin line with the mie register and was causing some interrupts to\nbe handeled incorrectly.\n\nJira-Id: ESSBM-253\nSigned-off-by: Rohitkumar Girase <Rohit.Girase@microchip.com>","shortMessageHtmlLink":"Update ordering of direct interrupt handlers in local IRQ table"}},{"before":"ac7aee6e96721f7d992beda65c51a07be2ecb1e8","after":"5b12a124646f8b9175e501c6d844a6d7b23f1509","ref":"refs/heads/main","pushedAt":"2024-05-30T06:01:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"CoreQSPI: Add coreqspi driver source code\n\nThese files are from coreqspi driver source repo.\n\nCommit:5f3a89ea9fd1df94cadd30f2567a69f25f2e8953\nTag   :2.1.103\n\nJira-id: ESSBM-186\n\nSigned-off-by: Lavakrishna Dussa - I68641 <Lavakrishna.Dussa@microchip.com>","shortMessageHtmlLink":"CoreQSPI: Add coreqspi driver source code"}},{"before":"2221a3626bbe83e603245e806f80e1b35b135461","after":"ac7aee6e96721f7d992beda65c51a07be2ecb1e8","ref":"refs/heads/main","pushedAt":"2024-02-29T06:39:35.000Z","pushType":"push","commitsCount":10,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"Merged CoreMMC source code version 3.0.116.","shortMessageHtmlLink":"Merged CoreMMC source code version 3.0.116."}},{"before":"06075c1213f4574902901df818091f04a6b2902f","after":"2221a3626bbe83e603245e806f80e1b35b135461","ref":"refs/heads/main","pushedAt":"2023-12-21T06:02:32.000Z","pushType":"push","commitsCount":8,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"Merged CorePWM source code version 2.5.100.","shortMessageHtmlLink":"Merged CorePWM source code version 2.5.100."}},{"before":"433c8f9068eab48be6839209bba78dc018627fb0","after":"06075c1213f4574902901df818091f04a6b2902f","ref":"refs/heads/main","pushedAt":"2023-10-18T12:38:29.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"CoreTSE: add initial coretse-src","shortMessageHtmlLink":"CoreTSE: add initial coretse-src"}},{"before":"a5c0c32be5c690f410e63bf074bced71511659af","after":"433c8f9068eab48be6839209bba78dc018627fb0","ref":"refs/heads/main","pushedAt":"2023-09-11T14:40:49.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"Merged Core10GBaseKR_PHY source code version 3.0.107.","shortMessageHtmlLink":"Merged Core10GBaseKR_PHY source code version 3.0.107."}},{"before":"fd1f9c555df0998bef54377b4b2f4d0c4d288e6b","after":"a5c0c32be5c690f410e63bf074bced71511659af","ref":"refs/heads/main","pushedAt":"2023-07-21T11:42:02.000Z","pushType":"push","commitsCount":8,"pusher":{"login":"nitindeshpande","name":"nvd","path":"/nitindeshpande","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16042586?s=80&v=4"},"commit":{"message":"Merged miv_rv32_hal source code version 4.2.100.","shortMessageHtmlLink":"Merged miv_rv32_hal source code version 4.2.100."}},{"before":"e9b34c7a1a23a52ac89c073039f3174ebc773f3b","after":"fd1f9c555df0998bef54377b4b2f4d0c4d288e6b","ref":"refs/heads/main","pushedAt":"2023-06-19T09:29:54.729Z","pushType":"push","commitsCount":2,"pusher":{"login":"nitindeshpande","name":"nvd","path":"/nitindeshpande","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/16042586?s=80&v=4"},"commit":{"message":"Merged miv_rv32_hal source code version 4.1.111.","shortMessageHtmlLink":"Merged miv_rv32_hal source code version 4.1.111."}},{"before":"b2a0ae7b25608477e27e1fe078da180dd5d31c7a","after":"e9b34c7a1a23a52ac89c073039f3174ebc773f3b","ref":"refs/heads/main","pushedAt":"2023-05-17T08:30:28.213Z","pushType":"push","commitsCount":23,"pusher":{"login":"Rohitgirase","name":"Rohitkumar ","path":"/Rohitgirase","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20393777?s=80&v=4"},"commit":{"message":"Merged miv_rv32_hal source code version 4.1.109.","shortMessageHtmlLink":"Merged miv_rv32_hal source code version 4.1.109."}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNy0zMFQwNjo0MDoxOC4wMDAwMDBazwAAAASMorhy","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNy0zMFQwNjo0MDoxOC4wMDAwMDBazwAAAASMorhy","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNS0xN1QwODozMDoyOC4yMTMzMDlazwAAAAMuarLO"}},"title":"Activity · Mi-V-Soft-RISC-V/platform"}