-
Notifications
You must be signed in to change notification settings - Fork 38
/
hal_ll_tim.c
1031 lines (880 loc) · 46.1 KB
/
hal_ll_tim.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/****************************************************************************
**
** Copyright (C) ${COPYRIGHT_YEAR} MikroElektronika d.o.o.
** Contact: https://www.mikroe.com/contact
**
** This file is part of the mikroSDK package
**
** Commercial License Usage
**
** Licensees holding valid commercial NECTO compilers AI licenses may use this
** file in accordance with the commercial license agreement provided with the
** Software or, alternatively, in accordance with the terms contained in
** a written agreement between you and The MikroElektronika Company.
** For licensing terms and conditions see
** https://www.mikroe.com/legal/software-license-agreement.
** For further information use the contact form at
** https://www.mikroe.com/contact.
**
**
** GNU Lesser General Public License Usage
**
** Alternatively, this file may be used for
** non-commercial projects under the terms of the GNU Lesser
** General Public License version 3 as published by the Free Software
** Foundation: https://www.gnu.org/licenses/lgpl-3.0.html.
**
** The above copyright notice and this permission notice shall be
** included in all copies or substantial portions of the Software.
**
** THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
** OF MERCHANTABILITY, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED
** TO THE WARRANTIES FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
** DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT
** OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
** OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**
****************************************************************************/
/*!
* @file hal_ll_tim.c
* @brief TIMER HAL LOW LEVEL layer implementation.
*/
#include "hal_ll_tim.h"
#include "hal_ll_gpio.h"
#include "hal_ll_tim_pin_map.h"
/*!< @brief Local handle list */
static volatile hal_ll_tim_handle_register_t hal_ll_module_state[ TIM_MODULE_COUNT ] = { (handle_t *)NULL, (handle_t *)NULL, false };
// ------------------------------------------------------------- PRIVATE MACROS
/*!< @brief Helper macros for getting module specific index. */
#define HAL_LL_TIM_8_BIT_MODULE_0 (0)
#define HAL_LL_TIM_8_BIT_MODULE_2 (2)
/*!< @brief Helper macro for getting module specific control register structure */
#define hal_ll_tim_get_base_struct(_handle) ((hal_ll_tim_base_handle_t *)_handle)
/*!< @brief Helper macro for getting hal_ll_module_state address */
#define hal_ll_tim_get_module_state_address ((hal_ll_tim_handle_register_t *)*handle)
/*!< @brief Helper macro for getting module specific control register structure base address // first register address */
#define hal_ll_tim_get_handle ( hal_ll_tim_handle_register_t * )hal_ll_tim_get_module_state_address->hal_ll_tim_handle
/*!< @brief Helper macro for getting module specific base address directly from HAL layer handle */
#define hal_ll_tim_get_base_from_hal_handle ((hal_ll_tim_hw_specifics_map_t *)((hal_ll_tim_handle_register_t *)\
(((hal_ll_tim_handle_register_t *)(handle))->hal_ll_tim_handle))->hal_ll_tim_handle)->base
/*!< @brief Helper macro for getting Power Reduction registers bits for Timer/Counter specific modules. */
#define HAL_LL_TIM_MODULE_PRTIM0_BIT (5)
#define HAL_LL_TIM_MODULE_PRTIM1_BIT (3)
#define HAL_LL_TIM_MODULE_PRTIM2_BIT (6)
#define HAL_LL_TIM_MODULE_PRTIM3_BIT (3)
/*!< @brief Helper macros for getting module specific prescaler register bit values. */
#define HAL_LL_TIM_PRESCALER_REG_VALUE_1 (1)
#define HAL_LL_TIM_PRESCALER_REG_VALUE_5 (5)
#define HAL_LL_TIM_PRESCALER_REG_VALUE_7 (7)
#define HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT (1)
/*!< @brief Helper macro for stopping a timer module. */
#define HAL_LL_TIM_TIMER_STOPPED (0x07)
/*!< @brief Helper mask macros. */
#define HAL_LL_TIM_8_BIT_MASK (0xFF)
#define HAL_LL_TIM_8_BIT_SHIFT (8)
#define HAL_LL_TIM_FORCE_OUTPUT_COMPARE_MATCH_BIT_CH_A (7)
#define HAL_LL_TIM_FORCE_OUTPUT_COMPARE_MATCH_BIT_CH_B (6)
/*!< @brief Helper macros for determining duty cycle ranges. */
#define HAL_LL_TIM_DUTY_RATIO_MAX (1.0)
#define HAL_LL_TIM_DUTY_RATIO_MIN (0.0)
/*!< @brief Helper macros for getting appropriate PWM resolution. */
#define HAL_LL_TIM_8_BIT_RESOLUTION (255)
#define HAL_LL_TIM_8_BIT_RESOLUTION_MASK (256)
#define HAL_LL_TIM_10_BIT_RESOLUTION (1024)
#define HAL_LL_TIM_10_BIT_PWM_RESOLUTION_MASK (0x03)
/*!< @brief Helper macros for applying non-inverting PWM mode. */
#define HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_0 (4)
#define HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_1 (5)
#define HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_2 (6)
#define HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_3 (7)
/*!< @brief Helper macros for applying Fast PWM 8-bit resolution mode. */
#define HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_0 (0)
#define HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_1 (1)
#define HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_2 (3)
/*!< @brief Helper macro for getting current MCU clock value (in Hertz). */
#define _fosc (Get_Fosc_kHz()*1000)
// -------------------------------------------------------------- PRIVATE TYPES
typedef struct {
hal_ll_base_addr_t pwm_tccrxa_reg_addr; // Timer/Counter Control register A.
hal_ll_base_addr_t pwm_tccrxb_reg_addr; // Timer/Counter Control register B.
hal_ll_base_addr_t pwm_tccrxc_reg_addr; // Timer/Counter Control register C (Non-existant for Timer/Counter0 and 2 modules).
hal_ll_base_addr_t pwm_tcntxh_reg_addr; // Timer/Counter High register (Non-existant for Timer/Counter0 and 2 modules).
hal_ll_base_addr_t pwm_tcntxl_reg_addr; // Timer/Counter Low register.
hal_ll_base_addr_t pwm_ocrxah_reg_addr; // Output Compare register A High (Non-existant for Timer/Counter0 and 2 modules).
hal_ll_base_addr_t pwm_ocrxal_reg_addr; // Output Compare register A Low.
hal_ll_base_addr_t pwm_ocrxbh_reg_addr; // Output Compare register B High (Non-existant for Timer/Counter0 and 2 modules).
hal_ll_base_addr_t pwm_ocrxbl_reg_addr; // Output Compare register B Low.
} hal_ll_tim_base_handle_t;
/*!< @brief TIM hw specific pointers to functions. */
typedef struct {
void ( *mapped_function_signal_start )( hal_ll_tim_base_handle_t * );
void ( *mapped_function_signal_stop )( hal_ll_tim_base_handle_t * );
void ( *mapped_function_set_duty )( hal_ll_tim_base_handle_t *, float );
void ( *mapped_function_set_prescaler )( hal_ll_tim_base_handle_t * );
void ( *mapped_function_hw_init_pwm_mode )( hal_ll_tim_base_handle_t * );
} hal_ll_tim_functions;
/*!< @brief TIM hw specific structure */
typedef struct {
hal_ll_tim_base_handle_t *base;
hal_ll_pin_name_t pin;
uint32_t max_period;
uint32_t freq_hz;
uint8_t module_index;
uint8_t clock_divider;
uint8_t channel;
hal_ll_tim_functions mapped_functions;
} hal_ll_tim_hw_specifics_map_t;
/*!< @brief TIM hw specific error values */
typedef enum {
HAL_LL_TIM_SUCCESS = 0,
HAL_LL_TIM_MODULE_ERROR,
HAL_LL_TIM_WRONG_PIN,
HAL_LL_TIM_ERROR = (-1)
} hal_ll_tim_err_t;
// ------------------------------------------------------------------ CONSTANTS
/*!< @brief PWM ( CCP ) array */
static hal_ll_tim_base_handle_t tim_ll_reg_offsets[ TIM_MODULE_COUNT + 1 ] = {
#ifdef TIM_MODULE_0
{ HAL_LL_TIM0_TCCR0A_REG_ADDRESS, HAL_LL_TIM0_TCCR0B_REG_ADDRESS, HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR, HAL_LL_TIM0_TCNT0_REG_ADDRESS,
HAL_LL_MODULE_ERROR, HAL_LL_TIM0_OCR0A_REG_ADDRESS, HAL_LL_MODULE_ERROR, HAL_LL_TIM0_OCR0B_REG_ADDRESS },
#endif
#ifdef TIM_MODULE_1
{ HAL_LL_TIM1_TCCR1A_REG_ADDRESS, HAL_LL_TIM1_TCCR1B_REG_ADDRESS, HAL_LL_TIM1_TCCR1C_REG_ADDRESS, HAL_LL_TIM1_TCNT1H_REG_ADDRESS,
HAL_LL_TIM1_TCNT1L_REG_ADDRESS, HAL_LL_TIM1_OCR1AH_REG_ADDRESS, HAL_LL_TIM1_OCR1AL_REG_ADDRESS, HAL_LL_TIM1_OCR1BH_REG_ADDRESS,
HAL_LL_TIM1_OCR1BL_REG_ADDRESS },
#endif
#ifdef TIM_MODULE_2
{ HAL_LL_TIM2_TCCR2A_REG_ADDRESS, HAL_LL_TIM2_TCCR2B_REG_ADDRESS, HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR, HAL_LL_TIM2_TCNT2_REG_ADDRESS,
HAL_LL_MODULE_ERROR, HAL_LL_TIM2_OCR2A_REG_ADDRESS, HAL_LL_MODULE_ERROR, HAL_LL_TIM2_OCR2B_REG_ADDRESS },
#endif
#ifdef TIM_MODULE_3
{ HAL_LL_TIM3_TCCR3A_REG_ADDRESS, HAL_LL_TIM3_TCCR3B_REG_ADDRESS, HAL_LL_TIM3_TCCR3C_REG_ADDRESS, HAL_LL_TIM3_TCNT3H_REG_ADDRESS,
HAL_LL_TIM3_TCNT3L_REG_ADDRESS, HAL_LL_TIM3_OCR3AH_REG_ADDRESS, HAL_LL_TIM3_OCR3AL_REG_ADDRESS, HAL_LL_TIM3_OCR3BH_REG_ADDRESS,
HAL_LL_TIM3_OCR3BL_REG_ADDRESS },
#endif
#ifdef TIM_MODULE_4
{ HAL_LL_TIM4_TCCR4A_REG_ADDRESS, HAL_LL_TIM4_TCCR4B_REG_ADDRESS, HAL_LL_TIM4_TCCR4C_REG_ADDRESS, HAL_LL_TIM4_TCNT4H_REG_ADDRESS,
HAL_LL_TIM4_TCNT4L_REG_ADDRESS, HAL_LL_TIM4_OCR4AH_REG_ADDRESS, HAL_LL_TIM4_OCR4AL_REG_ADDRESS, HAL_LL_TIM4_OCR4BH_REG_ADDRESS,
HAL_LL_TIM4_OCR4BL_REG_ADDRESS },
#endif
#ifdef TIM_MODULE_5
{ HAL_LL_TIM5_TCCR5A_REG_ADDRESS, HAL_LL_TIM5_TCCR5B_REG_ADDRESS, HAL_LL_TIM5_TCCR5C_REG_ADDRESS, HAL_LL_TIM5_TCNT5H_REG_ADDRESS,
HAL_LL_TIM5_TCNT5L_REG_ADDRESS, HAL_LL_TIM5_OCR5AH_REG_ADDRESS, HAL_LL_TIM5_OCR5AL_REG_ADDRESS, HAL_LL_TIM5_OCR5BH_REG_ADDRESS,
HAL_LL_TIM5_OCR5BL_REG_ADDRESS },
#endif
{ HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR,
HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR, HAL_LL_MODULE_ERROR }
};
// ------------------------------------------------------------------ VARIABLES
/*!< @brief TIM specific info */
static hal_ll_tim_hw_specifics_map_t hal_ll_tim_hw_specifics_map[ TIM_MODULE_COUNT + 1 ] = {
#ifdef TIM_MODULE_0
{ &tim_ll_reg_offsets[ hal_ll_tim_module_num(TIM_MODULE_0) ], HAL_LL_PIN_NC, 0, 0, hal_ll_tim_module_num(TIM_MODULE_0), HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT, HAL_LL_TIM_CH_DEFAULT, NULL },
#endif
#ifdef TIM_MODULE_1
{ &tim_ll_reg_offsets[ hal_ll_tim_module_num(TIM_MODULE_1) ], HAL_LL_PIN_NC, 0, 0, hal_ll_tim_module_num(TIM_MODULE_1), HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT, HAL_LL_TIM_CH_DEFAULT, NULL },
#endif
#ifdef TIM_MODULE_2
{ &tim_ll_reg_offsets[ hal_ll_tim_module_num(TIM_MODULE_2) ], HAL_LL_PIN_NC, 0, 0, hal_ll_tim_module_num(TIM_MODULE_2), HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT, HAL_LL_TIM_CH_DEFAULT, NULL },
#endif
#ifdef TIM_MODULE_3
{ &tim_ll_reg_offsets[ hal_ll_tim_module_num(TIM_MODULE_3) ], HAL_LL_PIN_NC, 0, 0, hal_ll_tim_module_num(TIM_MODULE_3), HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT, HAL_LL_TIM_CH_DEFAULT, NULL },
#endif
#ifdef TIM_MODULE_4
{ &tim_ll_reg_offsets[ hal_ll_tim_module_num(TIM_MODULE_4) ], HAL_LL_PIN_NC, 0, 0, hal_ll_tim_module_num(TIM_MODULE_4), HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT, HAL_LL_TIM_CH_DEFAULT, NULL },
#endif
#ifdef TIM_MODULE_5
{ &tim_ll_reg_offsets[ hal_ll_tim_module_num(TIM_MODULE_5) ], HAL_LL_PIN_NC, 0, 0, hal_ll_tim_module_num(TIM_MODULE_5), HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT, HAL_LL_TIM_CH_DEFAULT, NULL },
#endif
{ &tim_ll_reg_offsets[ TIM_MODULE_COUNT ], HAL_LL_PIN_NC, 0, 0, HAL_LL_MODULE_ERROR, HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT, HAL_LL_TIM_CH_DEFAULT, NULL }
};
/*!< @brief Global handle variables used in functions */
static volatile hal_ll_tim_handle_register_t *low_level_handle;
static volatile hal_ll_tim_hw_specifics_map_t *hal_ll_tim_hw_specifics_map_local;
// ---------------------------------------------- PRIVATE FUNCTION DECLARATIONS
/**
* @brief Enable module for TIM module on hardware level.
*
* Initializes TIM module on hardware level, based on beforehand
* set configuration and module handler.
*
* @param[in] *map - Object specific context handler.
* @param[in] hal_ll_state - True(enable Timer/Counter module)/False(disable Timer/Counter module).
*
* @return void None.
*/
static void _hal_ll_tim_set_module_state( hal_ll_tim_hw_specifics_map_t *map, bool hal_ll_state );
/**
* @brief Get local hardware specific map.
*
* Checks handle value and returns address of adequate
* hal_ll_tim_hw_specifics_map array index.
*
* @param[in] handle - Object specific context handler.
*
* @return hal_ll_tim_hw_specifics_map_t Map address.
*
* Returns pre-defined map index address based on handle value,
* if handle is adequate.
*/
static hal_ll_tim_hw_specifics_map_t *hal_ll_get_specifics( handle_t handle );
/**
* @brief Full TIM module initialization procedure.
*
* Initializes TIM module on hardware level, based on beforehand
* set configuration and module handler. Sets adequate pin alternate functions.
* Initializes module clock.
*
* @param[in] *map - Object specific context handler.
* @return none
*
*/
static void _hal_ll_tim_init( hal_ll_tim_hw_specifics_map_t *map );
/**
* @brief Maps new-found module specific values.
*
* Maps pin names and PPS function values for
* TIM pin.
*
* @param[in] module_index TIM HW module index -- 0,1,2...
* @param[in] index_list Array with TIM pin map index values.
*
* @return None
*/
static void _hal_ll_tim_map_pin( uint8_t module_index, uint8_t index );
/**
* @brief Check if pin is adequate.
*
* Checks tim pin the user has passed with pre-defined
* pin in tim map.
*
* @param[in] pin - TIM pre-defined pin name.
* @param[in] *index Array with TIM pin map index values.
* @param[in] *handle_map Structure with info about available TIM modules.
*
* @return hal_ll_pin_name_t Module index based on pin.
*
* Returns pre-defined module index from pin maps, if pin
* is adequate.
*/
static hal_ll_pin_name_t _hal_ll_tim_check_pin( hal_ll_pin_name_t pin, uint8_t *index, hal_ll_tim_handle_register_t *handle_map );
/**
* @brief Set GPIO state.
*
* Sets adequate TRISx register
* values for adequate functionality.
*
* @param[in] *map - Object specific context handler.
* @param[in] hal_ll_state - init or deinit
*
* @return none.
*
*/
static void _hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_t *map, bool hal_ll_state );
/**
* @brief Map adequate function addresses.
*
* Function maps adequate function addresses.
*
* @param[in] hal_ll_module_id - Module index.
*
* @return none
*
*/
static inline void map_pointer_functions( uint8_t hal_ll_module_id, uint8_t channel );
/**
* @brief Timer/Counter start function (channel A).
*
* Function starts generating PWM signal on Timer/Counter PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_start_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Timer/Counter start function (channel B).
*
* Function starts generating PWM signal on Timer/Counter PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_start_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Timer/Counter stop function (channel A).
*
* Function stops generating PWM signal on Timer/Counter PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_stop_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Timer/Counter stop function (channel B).
*
* Function stops generating PWM signal on Timer/Counter PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_stop_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Timer/Counter 0 and Timer/Counter 2 set duty function (channel A).
*
* Function configures duty cycle on Timer/Counter 0 and Timer/Counter 2 PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
* @param[in] user_defined_duty - Defined PWM duty cycle.
*
* @return none
*
*/
static inline void ptr_function_timer_0_and_timer_2_set_duty_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty );
/**
* @brief Timer/Counter 0 and Timer/Counter 2 set duty function (channel B).
*
* Function configures duty cycle on Timer/Counter 0 and Timer/Counter 2 PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
* @param[in] user_defined_duty - Defined PWM duty cycle.
*
* @return none
*
*/
static inline void ptr_function_timer_0_and_timer_2_set_duty_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty );
/**
* @brief Timer/Counter modules 1, 3, 4 and 5 set duty function (channel A).
*
* Function configures duty cycle on Timer/Counter 1 and Timer/Counter 3 PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
* @param[in] user_defined_duty - Defined PWM duty cycle.
*
* @return none
*
*/
static inline void ptr_function_timers_1_3_4_5_set_duty_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty );
/**
* @brief Timer/Counter modules 1, 3, 4 and 5 set duty function (channel B).
*
* Function configures duty cycle on Timer/Counter 1 and Timer/Counter 3 PWM pin.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
* @param[in] user_defined_duty - Defined PWM duty cycle.
*
* @return none
*
*/
static inline void ptr_function_timers_1_3_4_5_set_duty_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty );
/**
* @brief Timer/Counter 0 set prescaler function.
*
* Function configures prescaler value on Timer/Counter 0 module.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_0_set_prescaler( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Timer/Counter 2 set prescaler function.
*
* Function configures prescaler value on Timer/Counter 2 module.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_2_set_prescaler( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Timer/Counter 1 and Timer/Counter 3 set prescaler function.
*
* Function configures prescaler value on Timer/Counter 1 and Timer/Counter 3 modules.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_1_and_timer_3_set_prescaler( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Initialize Timer/Counter 0 and Timer/Counter 2 on hardware level (channel A).
*
* Initializes Timer/Counter 0 and/or Timer/Counter 2 modules on hardware level, based on beforehand
* set configuration and module handler.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_0_and_timer_2_hw_init_pwm_mode_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Initialize Timer/Counter 0 and Timer/Counter 2 on hardware level (channel B).
*
* Initializes Timer/Counter 0 and/or Timer/Counter 2 modules on hardware level, based on beforehand
* set configuration and module handler.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_0_and_timer_2_hw_init_pwm_mode_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Initialize Timer/Counter 1 and Timer/Counter 3 on hardware level (channel A).
*
* Initializes Timer/Counter 1 and/or Timer/Counter 3 modules on hardware level, based on beforehand
* set configuration and module handler.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_1_and_timer_3_hw_init_pwm_mode_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
/**
* @brief Initialize Timer/Counter 1 and Timer/Counter 3 on hardware level (channel B).
*
* Initializes Timer/Counter 1 and/or Timer/Counter 3 modules on hardware level, based on beforehand
* set configuration and module handler.
*
* @param[in] *hal_ll_hw_reg - Set of registers used for proper usage of Timer/Counter module.
*
* @return none
*
*/
static inline void ptr_function_timer_1_and_timer_3_hw_init_pwm_mode_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg );
// ------------------------------------------------ PUBLIC FUNCTION DEFINITIONS
hal_ll_err_t hal_ll_tim_register_handle( hal_ll_pin_name_t pin, hal_ll_tim_handle_register_t *handle_map, uint8_t *hal_module_id ) {
uint8_t pin_check_result;
uint8_t index;
if ( HAL_LL_PIN_NC == ( pin_check_result = _hal_ll_tim_check_pin( pin, &index, handle_map ) ) ) {
return HAL_LL_TIM_WRONG_PIN;
}
if ( ( hal_ll_tim_hw_specifics_map[ pin_check_result ].pin != pin ) ) {
_hal_ll_tim_map_pin( pin_check_result, index );
handle_map[ pin_check_result ]->init_ll_state = false;
hal_ll_module_state[ pin_check_result ].init_ll_state = false;
/*!< @brief Variable holding last set clock divider for given module. */
hal_ll_tim_hw_specifics_map->clock_divider = HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT;
}
*hal_module_id = pin_check_result;
hal_ll_module_state[ pin_check_result ].hal_ll_tim_handle = ( handle_t * )&hal_ll_tim_hw_specifics_map[ pin_check_result ].base;
handle_map[ pin_check_result ]->hal_ll_tim_handle = ( handle_t *)&hal_ll_module_state[ pin_check_result ].hal_ll_tim_handle;
return HAL_LL_TIM_SUCCESS;
}
hal_ll_err_t hal_ll_module_configure_tim( handle_t *handle ) {
hal_ll_tim_hw_specifics_map_local = hal_ll_get_specifics( hal_ll_tim_get_module_state_address );
hal_ll_tim_handle_register_t *hal_handle = (hal_ll_tim_handle_register_t *)*handle;
uint8_t pin_check_result = hal_ll_tim_hw_specifics_map_local->module_index;
_hal_ll_tim_init( hal_ll_tim_hw_specifics_map_local );
hal_ll_module_state[ pin_check_result ].hal_ll_tim_handle = (handle_t *)&hal_ll_tim_hw_specifics_map[ pin_check_result ].base;
hal_ll_module_state[ pin_check_result ].init_ll_state = true;
hal_handle->init_ll_state = true;
return HAL_LL_TIM_SUCCESS;
}
uint32_t hal_ll_tim_set_freq( handle_t *handle, uint32_t freq_hz ) {
low_level_handle = hal_ll_tim_get_handle;
hal_ll_tim_hw_specifics_map_local = hal_ll_get_specifics( hal_ll_tim_get_module_state_address );
hal_ll_tim_base_handle_t *hal_ll_hw_reg = hal_ll_tim_get_base_struct( hal_ll_tim_hw_specifics_map_local->base );
low_level_handle->init_ll_state = false;
hal_ll_tim_hw_specifics_map_local->freq_hz = freq_hz;
_hal_ll_tim_init( hal_ll_tim_hw_specifics_map_local );
// Configure PWM prescaler value (via function pointers).
( hal_ll_tim_hw_specifics_map_local->mapped_functions.mapped_function_set_prescaler )
( hal_ll_tim_hw_specifics_map_local->base );
low_level_handle->init_ll_state = true;
return hal_ll_tim_hw_specifics_map_local->max_period;
}
hal_ll_err_t hal_ll_tim_set_duty( handle_t *handle, float duty_ratio ) {
low_level_handle = hal_ll_tim_get_handle;
hal_ll_tim_hw_specifics_map_local = hal_ll_get_specifics( hal_ll_tim_get_module_state_address );
hal_ll_tim_base_handle_t *hal_ll_hw_reg = hal_ll_tim_get_base_struct( hal_ll_tim_hw_specifics_map_local->base );
if ( low_level_handle->init_ll_state == false ) {
_hal_ll_tim_init( hal_ll_tim_hw_specifics_map_local );
low_level_handle->init_ll_state = true;
}
// Set appropriate PWM duty cycle (via function pointers).
( hal_ll_tim_hw_specifics_map_local->mapped_functions.mapped_function_set_duty )
( hal_ll_tim_hw_specifics_map_local->base, duty_ratio );
return HAL_LL_TIM_SUCCESS;
}
hal_ll_err_t hal_ll_tim_start( handle_t *handle ) {
low_level_handle = hal_ll_tim_get_handle;
hal_ll_tim_hw_specifics_map_local = hal_ll_get_specifics( hal_ll_tim_get_module_state_address );
hal_ll_tim_base_handle_t *hal_ll_hw_reg = hal_ll_tim_get_base_struct( hal_ll_tim_hw_specifics_map_local->base );
// Enable clock effectively starting the module.
set_reg_bits( hal_ll_hw_reg->pwm_tccrxb_reg_addr, hal_ll_tim_hw_specifics_map_local->clock_divider );
// Enable PWM driver circuit, non-inverting submode (via function pointers).
( hal_ll_tim_hw_specifics_map_local->mapped_functions.mapped_function_signal_start )
( hal_ll_tim_hw_specifics_map_local->base );
return HAL_LL_TIM_SUCCESS;
}
hal_ll_err_t hal_ll_tim_stop( handle_t *handle ) {
low_level_handle = hal_ll_tim_get_handle;
hal_ll_tim_hw_specifics_map_local = hal_ll_get_specifics( hal_ll_tim_get_module_state_address );
hal_ll_tim_base_handle_t *hal_ll_hw_reg = hal_ll_tim_get_base_struct( hal_ll_tim_hw_specifics_map_local->base );
// Disconnect PWM driver circuit (via function pointers).
( hal_ll_tim_hw_specifics_map_local->mapped_functions.mapped_function_signal_stop )
( hal_ll_tim_hw_specifics_map_local->base );
return HAL_LL_TIM_SUCCESS;
}
void hal_ll_tim_close( handle_t *handle ) {
low_level_handle = hal_ll_tim_get_handle;
hal_ll_tim_hw_specifics_map_local = hal_ll_get_specifics( hal_ll_tim_get_module_state_address );
if( NULL != low_level_handle->hal_ll_tim_handle ) {
low_level_handle->hal_ll_tim_handle = NULL;
low_level_handle->hal_drv_tim_handle = NULL;
low_level_handle->init_ll_state = false;
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, false );
_hal_ll_tim_set_module_state( hal_ll_tim_hw_specifics_map_local->module_index, false );
hal_ll_tim_hw_specifics_map_local->freq_hz = 0;
hal_ll_tim_hw_specifics_map_local->max_period = 0;
hal_ll_tim_hw_specifics_map_local->pin = HAL_LL_PIN_NC;
hal_ll_tim_hw_specifics_map_local->clock_divider = HAL_LL_TIM_PRESCALER_REG_VALUE_DEFAULT;
hal_ll_tim_hw_specifics_map_local->channel = HAL_LL_TIM_CH_DEFAULT;
}
}
// ----------------------------------------------- PRIVATE FUNCTION DEFINITIONS
static hal_ll_pin_name_t _hal_ll_tim_check_pin( hal_ll_pin_name_t pin, uint8_t *index, hal_ll_tim_handle_register_t *handle_map ) {
uint8_t pin_num;
uint8_t index_counter = 0;
uint8_t hal_ll_module_id = 0;
static uint16_t map_size = ( sizeof( _tim_map ) / sizeof( hal_ll_tim_pin_map_t ) );
if ( HAL_LL_PIN_NC == pin ) {
return HAL_LL_PIN_NC;
}
// Check if the selected pin is valid.
for ( pin_num = 0; pin_num < map_size; pin_num++ ) {
if ( _tim_map[ pin_num ].pin == pin ) {
// Get module number
hal_ll_module_id = _tim_map[ pin_num ].module_index;
map_pointer_functions( hal_ll_module_id, _tim_map[ pin_num ].channel );
if ( NULL == handle_map[hal_ll_module_id].hal_drv_tim_handle ) {
*index = pin_num;
return hal_ll_module_id;
} else if ( TIM_MODULE_COUNT == ++index_counter ) {
return --index_counter;
}
}
}
// By default return last error msg.
if ( index_counter ) {
return hal_ll_module_id;
} else {
return HAL_LL_PIN_NC;
}
}
static hal_ll_tim_hw_specifics_map_t *hal_ll_get_specifics( handle_t handle ) {
uint8_t hal_ll_module_count = sizeof( hal_ll_module_state ) / ( sizeof( hal_ll_tim_handle_register_t ) );
static uint8_t hal_ll_module_error = hal_ll_module_count;
while( hal_ll_module_count-- ) {
if ( hal_ll_tim_get_base_from_hal_handle == hal_ll_tim_hw_specifics_map[ hal_ll_module_count ].base ) {
return &hal_ll_tim_hw_specifics_map[ hal_ll_module_count ];
}
}
return &hal_ll_tim_hw_specifics_map[ hal_ll_module_error ];
}
static void _hal_ll_tim_set_module_state( hal_ll_tim_hw_specifics_map_t *map, bool hal_ll_state ) {
switch ( hal_ll_tim_hw_specifics_map_local->module_index ) {
#ifdef TIM_MODULE_0
case ( hal_ll_tim_module_num(TIM_MODULE_0) ):
if ( hal_ll_state ){
clear_reg_bit( HAL_LL_PRR0_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM0_BIT );
} else {
set_reg_bit( HAL_LL_PRR0_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM0_BIT );
}
break;
#endif
#ifdef TIM_MODULE_1
case ( hal_ll_tim_module_num(TIM_MODULE_1) ):
if ( hal_ll_state ){
clear_reg_bit( HAL_LL_PRR0_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM1_BIT );
} else {
set_reg_bit( HAL_LL_PRR0_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM1_BIT );
}
break;
#endif
#ifdef TIM_MODULE_2
case ( hal_ll_tim_module_num(TIM_MODULE_2) ):
if ( hal_ll_state ){
clear_reg_bit( HAL_LL_PRR0_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM2_BIT );
} else {
set_reg_bit( HAL_LL_PRR0_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM2_BIT );
}
break;
#endif
#ifdef TIM_MODULE_3
case ( hal_ll_tim_module_num(TIM_MODULE_3) ):
if ( hal_ll_state ){
clear_reg_bit( HAL_LL_PRR1_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM3_BIT );
} else {
set_reg_bit( HAL_LL_PRR1_REG_ADDRESS, HAL_LL_TIM_MODULE_PRTIM3_BIT );
}
break;
#endif
default:
break;
}
}
static void _hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_t *map, bool hal_ll_state ) {
hal_ll_gpio_pin_t pin;
hal_ll_tim_base_handle_t *hal_ll_hw_reg = hal_ll_tim_get_base_struct( map->base );
if ( hal_ll_state ) {
hal_ll_gpio_configure_pin( &pin, map->pin, HAL_LL_GPIO_DIGITAL_OUTPUT );
} else {
hal_ll_gpio_configure_pin( &pin, map->pin, HAL_LL_GPIO_DIGITAL_INPUT );
}
}
static void _hal_ll_tim_map_pin( uint8_t module_index, uint8_t index ) {
// Memorize PWM pin.
hal_ll_tim_hw_specifics_map[ module_index ].pin = _tim_map[ index ].pin;
// Memorize PWM pin channel.
hal_ll_tim_hw_specifics_map[ module_index ].channel = _tim_map[ index ].channel;
}
static void _hal_ll_tim_init( hal_ll_tim_hw_specifics_map_t *map ) {
_hal_ll_tim_set_module_state( map, true );
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, true );
// Hardware initialization of a Timer/Counter (PWM) module (via function pointers).
( hal_ll_tim_hw_specifics_map_local->mapped_functions.mapped_function_hw_init_pwm_mode )
( hal_ll_tim_hw_specifics_map_local->base );
}
// ---------------------------------------------------- STATIC POINTER FUNCTIONS
static inline void map_pointer_functions( uint8_t hal_ll_module_id, uint8_t channel ) {
if ( ( HAL_LL_TIM_8_BIT_MODULE_0 == hal_ll_module_id ) || ( HAL_LL_TIM_8_BIT_MODULE_2 == hal_ll_module_id ) ) {
switch ( channel ) {
case ( HAL_LL_TIM_CH_A ):
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_hw_init_pwm_mode = &ptr_function_timer_0_and_timer_2_hw_init_pwm_mode_ch_a;
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_set_duty = &ptr_function_timer_0_and_timer_2_set_duty_ch_a;
break;
case ( HAL_LL_TIM_CH_B ):
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_hw_init_pwm_mode = &ptr_function_timer_0_and_timer_2_hw_init_pwm_mode_ch_b;
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_set_duty = &ptr_function_timer_0_and_timer_2_set_duty_ch_b;
break;
}
if ( HAL_LL_TIM_8_BIT_MODULE_0 == hal_ll_module_id ) {
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_set_prescaler = &ptr_function_timer_0_set_prescaler;
} else {
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_set_prescaler = &ptr_function_timer_2_set_prescaler;
}
} else {
switch ( channel ) {
case ( HAL_LL_TIM_CH_A ):
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_hw_init_pwm_mode = &ptr_function_timer_1_and_timer_3_hw_init_pwm_mode_ch_a;
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_set_duty = &ptr_function_timers_1_3_4_5_set_duty_ch_a;
break;
case ( HAL_LL_TIM_CH_B ):
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_hw_init_pwm_mode = &ptr_function_timer_1_and_timer_3_hw_init_pwm_mode_ch_b;
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_set_duty = &ptr_function_timers_1_3_4_5_set_duty_ch_b;
break;
}
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_set_prescaler = &ptr_function_timer_1_and_timer_3_set_prescaler;
}
switch ( channel ) {
case ( HAL_LL_TIM_CH_A ):
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_signal_start = &ptr_function_timer_start_ch_a;
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_signal_stop = &ptr_function_timer_stop_ch_a;
break;
case ( HAL_LL_TIM_CH_B ):
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_signal_start = &ptr_function_timer_start_ch_b;
hal_ll_tim_hw_specifics_map[hal_ll_module_id]->mapped_functions.mapped_function_signal_stop = &ptr_function_timer_stop_ch_b;
break;
}
}
static inline void ptr_function_timer_start_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg ){
// PWM driver enabled, non-inverting submode.
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_2 );
set_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_3 );
}
static inline void ptr_function_timer_start_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg ){
// PWM driver enabled, non-inverting submode.
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_0 );
set_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_1 );
}
static inline void ptr_function_timer_stop_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg ){
// PWM driver disconnected.
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_2 );
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_3 );
// Timer/Counter stopped (no clock source).
clear_reg_bits( hal_ll_hw_reg->pwm_tccrxb_reg_addr, HAL_LL_TIM_TIMER_STOPPED );
}
static inline void ptr_function_timer_stop_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg ){
// PWM driver disconnected.
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_0 );
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_1 );
// Timer/Counter stopped (no clock source).
clear_reg_bits( hal_ll_hw_reg->pwm_tccrxb_reg_addr, HAL_LL_TIM_TIMER_STOPPED );
}
static inline void ptr_function_timer_0_and_timer_2_set_duty_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty ) {
if ( user_defined_duty >= HAL_LL_TIM_DUTY_RATIO_MAX ) {
write_reg( hal_ll_hw_reg->pwm_ocrxal_reg_addr, HAL_LL_TIM_8_BIT_MASK );
} else if ( user_defined_duty <= HAL_LL_TIM_DUTY_RATIO_MIN ) {
clear_reg( hal_ll_hw_reg->pwm_ocrxal_reg_addr );
} else {
write_reg( hal_ll_hw_reg->pwm_ocrxal_reg_addr, (uint8_t)( user_defined_duty * HAL_LL_TIM_8_BIT_RESOLUTION ) );
}
}
static inline void ptr_function_timer_0_and_timer_2_set_duty_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty ) {
if ( user_defined_duty >= HAL_LL_TIM_DUTY_RATIO_MAX ) {
write_reg( hal_ll_hw_reg->pwm_ocrxbl_reg_addr, HAL_LL_TIM_8_BIT_MASK );
} else if ( user_defined_duty <= HAL_LL_TIM_DUTY_RATIO_MIN ) {
clear_reg( hal_ll_hw_reg->pwm_ocrxbl_reg_addr );
} else {
write_reg( hal_ll_hw_reg->pwm_ocrxbl_reg_addr, (uint8_t)( user_defined_duty * HAL_LL_TIM_8_BIT_RESOLUTION ) );
}
}
static inline void ptr_function_timers_1_3_4_5_set_duty_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty ) {
if ( user_defined_duty >= HAL_LL_TIM_DUTY_RATIO_MAX ) {
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, true );
write_reg( hal_ll_hw_reg->pwm_ocrxah_reg_addr, HAL_LL_TIM_10_BIT_PWM_RESOLUTION_MASK );
write_reg( hal_ll_hw_reg->pwm_ocrxal_reg_addr, HAL_LL_TIM_8_BIT_MASK );
} else if ( user_defined_duty <= HAL_LL_TIM_DUTY_RATIO_MIN ) {
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, false );
clear_reg( hal_ll_hw_reg->pwm_ocrxah_reg_addr );
clear_reg( hal_ll_hw_reg->pwm_ocrxal_reg_addr );
} else {
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, true );
clear_reg( hal_ll_hw_reg->pwm_tcntxh_reg_addr );
clear_reg( hal_ll_hw_reg->pwm_tcntxl_reg_addr );
uint16_t test_var = user_defined_duty * HAL_LL_TIM_10_BIT_RESOLUTION;
write_reg( hal_ll_hw_reg->pwm_ocrxah_reg_addr, test_var >> HAL_LL_TIM_8_BIT_SHIFT );
write_reg( hal_ll_hw_reg->pwm_ocrxal_reg_addr, (uint8_t)test_var );
}
}
static inline void ptr_function_timers_1_3_4_5_set_duty_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg, float user_defined_duty ) {
if ( user_defined_duty >= HAL_LL_TIM_DUTY_RATIO_MAX ) {
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, true );
write_reg( hal_ll_hw_reg->pwm_ocrxbh_reg_addr, HAL_LL_TIM_10_BIT_PWM_RESOLUTION_MASK );
write_reg( hal_ll_hw_reg->pwm_ocrxbl_reg_addr, HAL_LL_TIM_8_BIT_MASK );
} else if ( user_defined_duty <= HAL_LL_TIM_DUTY_RATIO_MIN ) {
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, false );
clear_reg( hal_ll_hw_reg->pwm_ocrxbh_reg_addr );
clear_reg( hal_ll_hw_reg->pwm_ocrxbl_reg_addr );
} else {
_hal_ll_tim_configure_pin( hal_ll_tim_hw_specifics_map_local, true );
clear_reg( hal_ll_hw_reg->pwm_tcntxh_reg_addr );
clear_reg( hal_ll_hw_reg->pwm_tcntxl_reg_addr );
uint16_t test_var = user_defined_duty * HAL_LL_TIM_10_BIT_RESOLUTION;
write_reg( hal_ll_hw_reg->pwm_ocrxbh_reg_addr, test_var >> HAL_LL_TIM_8_BIT_SHIFT );
write_reg( hal_ll_hw_reg->pwm_ocrxbl_reg_addr, (uint8_t)test_var );
}
}
static inline void ptr_function_timer_0_set_prescaler( hal_ll_tim_base_handle_t *hal_ll_hw_reg ) {
uint8_t local_loop_counter = 0;
uint8_t prescaler_value = 0;
// Prescaler divider array for Timer/Counter modules 0 and 1.
const volatile uint8_t prescaler_divider_array_0[HAL_LL_TIM_PRESCALER_REG_VALUE_5] = { 1, 8, 64, 256, 1024 };
// By default, set minimal PWM frequency available.
prescaler_value = HAL_LL_TIM_PRESCALER_REG_VALUE_5;
// prescaler_value = HAL_LL_TIM_PRESCALER_REG_VALUE_1;
hal_ll_tim_hw_specifics_map_local->max_period = ( _fosc / ( ( prescaler_divider_array_0[sizeof(prescaler_divider_array_0) - 1] ) * HAL_LL_TIM_8_BIT_RESOLUTION_MASK ) );
// Check if better PWM frequency can be achieved.
for ( local_loop_counter = 0; local_loop_counter < sizeof(prescaler_divider_array_0); local_loop_counter++ ) {
if ( hal_ll_tim_hw_specifics_map_local->freq_hz >= ( _fosc / ( prescaler_divider_array_0[local_loop_counter] * HAL_LL_TIM_8_BIT_RESOLUTION_MASK ) ) ) {
prescaler_value = local_loop_counter + 1;
hal_ll_tim_hw_specifics_map_local->max_period = (_fosc / ( prescaler_divider_array_0[local_loop_counter] * HAL_LL_TIM_8_BIT_RESOLUTION_MASK ) );
break;
}
}
// Finally, configure register according to computed prescaler bits.
set_reg_bits( hal_ll_hw_reg->pwm_tccrxb_reg_addr, prescaler_value );
/*!< @brief Variable holding last set clock divider for given module. */
hal_ll_tim_hw_specifics_map_local->clock_divider = prescaler_value;
}
static inline void ptr_function_timer_2_set_prescaler( hal_ll_tim_base_handle_t *hal_ll_hw_reg ) {
uint8_t local_loop_counter = 0;
uint8_t prescaler_value = 0;
// Prescaler divider array for Timer/Counter module 2.
const volatile uint8_t prescaler_divider_array_1[HAL_LL_TIM_PRESCALER_REG_VALUE_7] = { 1, 8, 32, 64, 128, 256, 1024 };
// By default, set minimal PWM frequency available.
prescaler_value = HAL_LL_TIM_PRESCALER_REG_VALUE_7;
hal_ll_tim_hw_specifics_map_local->max_period = ( _fosc / ( prescaler_divider_array_1[sizeof(prescaler_divider_array_1) - 1] * HAL_LL_TIM_8_BIT_RESOLUTION_MASK ) );
// Check if better PWM frequency can be achieved.
for ( local_loop_counter = 0; local_loop_counter < sizeof(prescaler_divider_array_1); local_loop_counter++ ) {
if ( hal_ll_tim_hw_specifics_map_local->freq_hz >= ( _fosc / ( prescaler_divider_array_1[local_loop_counter] * HAL_LL_TIM_8_BIT_RESOLUTION_MASK ) ) ) {
prescaler_value = local_loop_counter + 1;
hal_ll_tim_hw_specifics_map_local->max_period = (_fosc / ( prescaler_divider_array_1[local_loop_counter] * HAL_LL_TIM_8_BIT_RESOLUTION_MASK ) );
break;
}
}
// Finally, configure register according to computed prescaler bits.
set_reg_bits( hal_ll_hw_reg->pwm_tccrxb_reg_addr, prescaler_value );
/*!< @brief Variable holding last set clock divider for given module. */
hal_ll_tim_hw_specifics_map_local->clock_divider = prescaler_value;
}
static inline void ptr_function_timer_1_and_timer_3_set_prescaler( hal_ll_tim_base_handle_t *hal_ll_hw_reg ) {
uint8_t local_loop_counter = 0;
uint8_t prescaler_value = 0;
// Prescaler divider array for Timer/Counter modules 0 and 1.
const volatile uint8_t prescaler_divider_array_0[HAL_LL_TIM_PRESCALER_REG_VALUE_5] = { 1, 8, 64, 256, 1024 };
// By default, set max PWM frequency available.
prescaler_value = HAL_LL_TIM_PRESCALER_REG_VALUE_1;
hal_ll_tim_hw_specifics_map_local->max_period = ( _fosc / ( prescaler_divider_array_0[sizeof(prescaler_divider_array_0) - 1] * HAL_LL_TIM_10_BIT_RESOLUTION ) );
// Check if better PWM frequency can be achieved.
for ( local_loop_counter = 0; local_loop_counter < sizeof(prescaler_divider_array_0); local_loop_counter++ ) {
if ( hal_ll_tim_hw_specifics_map_local->freq_hz >= _fosc / ( ( prescaler_divider_array_0[local_loop_counter] ) * HAL_LL_TIM_10_BIT_RESOLUTION ) ) {
prescaler_value = local_loop_counter + 1;
hal_ll_tim_hw_specifics_map_local->max_period = _fosc / ( ( prescaler_divider_array_0[local_loop_counter] ) * HAL_LL_TIM_10_BIT_RESOLUTION );
break;
}
}
// Finally, configure register according to computed prescaler bits.
set_reg_bits( hal_ll_hw_reg->pwm_tccrxb_reg_addr, prescaler_value );
/*!< @brief Variable holding last set clock divider for given module. */
hal_ll_tim_hw_specifics_map_local->clock_divider = prescaler_value;
}
static inline void ptr_function_timer_0_and_timer_2_hw_init_pwm_mode_ch_a( hal_ll_tim_base_handle_t *hal_ll_hw_reg ) {
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxb_reg_addr, HAL_LL_TIM_FORCE_OUTPUT_COMPARE_MATCH_BIT_CH_A );
// Set Waveform Generation Mode to Fast PWM.
set_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_0 );
set_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_1 );
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxb_reg_addr, HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_2 );
// PWM driver disconnected.
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_3 );
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_2 );
// Timer/Counter stopped (no clock source).
clear_reg_bits( hal_ll_hw_reg->pwm_tccrxb_reg_addr, HAL_LL_TIM_TIMER_STOPPED );
}
static inline void ptr_function_timer_0_and_timer_2_hw_init_pwm_mode_ch_b( hal_ll_tim_base_handle_t *hal_ll_hw_reg ) {
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxb_reg_addr, HAL_LL_TIM_FORCE_OUTPUT_COMPARE_MATCH_BIT_CH_B );
// Set Waveform Generation Mode to Fast PWM.
set_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_0 );
set_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_1 );
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxb_reg_addr, HAL_LL_TIM_FAST_PWM_8_BIT_RESOLUTION_BIT_2 );
// PWM driver disconnected.
clear_reg_bit( hal_ll_hw_reg->pwm_tccrxa_reg_addr, HAL_LL_TIM_PWM_NON_INVERTING_MODE_BIT_1 );