{"payload":{"header_redesign_enabled":false,"results":[{"id":"519540384","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"MinhTran0911/Simple_CPU_DE10","hl_trunc_description":"Simple Central Processing Unit (CPU) Design using Terasic DE-10 Standard FPGA","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":519540384,"name":"Simple_CPU_DE10","owner_id":56530177,"owner_login":"MinhTran0911","updated_at":"2022-08-03T12:33:59.136Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","systemverilog","hdl","modelsim","quartus-prime","cyclone-v","hardware-description-language","altera-fpga","terasic-de10-standard"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMinhTran0911%252FSimple_CPU_DE10%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/MinhTran0911/Simple_CPU_DE10/star":{"post":"sx7-sn0SYycXKFXxPuxq14lMlSmZRJbzGZBsX2KKiBnlkh02E8hbRAxWLPQ3j2msXojCgaqIGFdPFMvgDCFrMA"},"/MinhTran0911/Simple_CPU_DE10/unstar":{"post":"HxVnmeMR_aWEHQSRzWzOvUx6eojp-p4jCn-PhhyII6vLTbrdjEsr1spcB4jeCQuCqQ3W6pZeaXF0ORAVk4p4Zg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"1SKXbbC-1Ku8eC5NJLOVXGPdb9pbBHNkTIHlFYRUs-qed8K__L7byNIX6GWE6c85JM6U4BRGPn0zb7mq9aVOdw"}}},"title":"Repository search results"}