{"payload":{"header_redesign_enabled":false,"results":[{"id":"286924844","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"PaletiKrishnasai/VLSI_Practice","hl_trunc_description":"work done as part of VLSI Design practice course","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":286924844,"name":"VLSI_Practice","owner_id":54117066,"owner_login":"PaletiKrishnasai","updated_at":"2021-02-21T17:00:42.636Z","has_issues":true}},"sponsorable":false,"topics":["register","verilog","xilinx","vlsi","wallace-tree-multiplier","array-multiplication","sklansky-adder","dadda-tree","recursive-doubling-cla","ripple-carry-adder","parity-generator","verilog-parser"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253APaletiKrishnasai%252FVLSI_Practice%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/PaletiKrishnasai/VLSI_Practice/star":{"post":"481qtmStXUs8LTFZouImeiMmWJyAk497N7pjHFWJW__wBkLUw0ELt4prZg4tIt0We_IjN-YuKpswWXrx0ExR4Q"},"/PaletiKrishnasai/VLSI_Practice/unstar":{"post":"a4spnIWo22VEt7EMYRmr9jWq9u1sG3RfFmjzHhUS7ye6C1xL40VqwMPMRPMxWxpzb2fs_r50TEJvut86u5_RIw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"nls2VdnPQ5tWWzJoFc2DbmUjziX_xCmM3Pr6I59t-4hjkz9JsLiMGWx5dC7KBHN1kpJkSdaKchgUlT2D8eysig"}}},"title":"Repository search results"}