{"payload":{"header_redesign_enabled":false,"results":[{"id":"209856317","archived":false,"color":"#DAE1C2","followers":7,"has_funding_file":false,"hl_name":"PedroHSCavalcante/uvm-phase-jumping","hl_trunc_description":"Simple UVM phase jumping","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":209856317,"name":"uvm-phase-jumping","owner_id":53313606,"owner_login":"PedroHSCavalcante","updated_at":"2020-02-06T11:42:54.380Z","has_issues":true}},"sponsorable":false,"topics":["verification","reset","systemverilog","uvm","on-the-fly","microelectronics","phase-jump"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253APedroHSCavalcante%252Fuvm-phase-jumping%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/PedroHSCavalcante/uvm-phase-jumping/star":{"post":"o7O6Raxrnv7HcJR5v7LyQ53_jFNgoZJo2njTp4mhC5URB3Ncol6CPXpejrVgyODie1PYwp4ctcu3rmr2Z1Z33w"},"/PedroHSCavalcante/uvm-phase-jumping/unstar":{"post":"FNzux2dadYTLcaE8oRqFmwiW_WVUn5wQXhKZbYpwbC1rnhfM1ago_L3Xi4H_NtVxX116Vug8ZSAJbcamqyBf7A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4C9XD2BSmSppbu1ylcjWqcF8dGo4RVqxiURLS-NwoPKwm0gb6OGiyHtEiUJpxNbBFjthmvK5V_HGU0npdypE1g"}}},"title":"Repository search results"}