diff --git a/Assessments/Lab 2 Assessment/Compilation.png b/Assessments/Lab 2 Assessment/Compilation.png new file mode 100644 index 0000000..d4cc6d6 Binary files /dev/null and b/Assessments/Lab 2 Assessment/Compilation.png differ diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.asm.rpt b/Assessments/Lab 2 Assessment/Lab_2_Assessment.asm.rpt new file mode 100644 index 0000000..5aca216 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.asm.rpt @@ -0,0 +1,128 @@ +Assembler report for Lab_2_Assessment +Wed Feb 23 14:50:03 2022 +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Assembler Summary + 3. Assembler Settings + 4. Assembler Generated Files + 5. Assembler Device Options: C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.sof + 6. Assembler Device Options: C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.pof + 7. Assembler Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------+ +; Assembler Summary ; ++-----------------------+---------------------------------------+ +; Assembler Status ; Successful - Wed Feb 23 14:50:03 2022 ; +; Revision Name ; Lab_2_Assessment ; +; Top-level Entity Name ; Lab_2_Assessment ; +; Family ; FLEX10KE ; +; Device ; EPF10K30ETC144-1 ; ++-----------------------+---------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Assembler Settings ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Option ; Setting ; Default Value ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Use smart compilation ; Off ; Off ; +; Compression mode ; Off ; Off ; +; Clock source for configuration device ; Internal ; Internal ; +; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; +; Divide clock frequency by ; 1 ; 1 ; +; Low-voltage mode ; On ; On ; +; Auto user code ; Off ; Off ; +; Use configuration device ; On ; On ; +; Configuration device ; Auto ; Auto ; +; Configuration device auto user code ; Off ; Off ; +; Auto-increment JTAG user code for multiple configuration devices ; On ; On ; +; Disable CONF_DONE and nSTATUS pull-ups on configuration device ; Off ; Off ; +; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; +; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ; +; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; +; Hexadecimal Output File start address ; 0 ; 0 ; +; Hexadecimal Output File count direction ; Up ; Up ; +; Release clears before tri-states ; Off ; Off ; +; Auto-restart configuration after error ; On ; On ; +; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; +; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ++-----------------------------------------------------------------------------+----------+---------------+ + + ++-------------------------------------------------------------------------------------------------+ +; Assembler Generated Files ; ++-------------------------------------------------------------------------------------------------+ +; File Name ; ++-------------------------------------------------------------------------------------------------+ +; C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.sof ; +; C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.pof ; ++-------------------------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Assembler Device Options: C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.sof ; ++----------------+----------------------------------------------------------------------------------------------------------+ +; Option ; Setting ; ++----------------+----------------------------------------------------------------------------------------------------------+ +; Device ; EPF10K30ETC144-1 ; +; JTAG usercode ; 0x0000007F ; +; Checksum ; 0x0000C455 ; ++----------------+----------------------------------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Assembler Device Options: C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.pof ; ++--------------------+------------------------------------------------------------------------------------------------------+ +; Option ; Setting ; ++--------------------+------------------------------------------------------------------------------------------------------+ +; Device ; EPC2 ; +; JTAG usercode ; 0x00000000 ; +; Checksum ; 0x02581423 ; +; Compression Ratio ; 1 ; ++--------------------+------------------------------------------------------------------------------------------------------+ + + ++--------------------+ +; Assembler Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Assembler + Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition + Info: Processing started: Wed Feb 23 14:50:03 2022 +Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +Info: Assembler is generating device programming files +Info: Quartus II Assembler was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 198 megabytes + Info: Processing ended: Wed Feb 23 14:50:03 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.done b/Assessments/Lab 2 Assessment/Lab_2_Assessment.done new file mode 100644 index 0000000..780c04f --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.done @@ -0,0 +1 @@ +Wed Feb 23 14:55:07 2022 diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.eda.rpt b/Assessments/Lab 2 Assessment/Lab_2_Assessment.eda.rpt new file mode 100644 index 0000000..2aacfdd --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.eda.rpt @@ -0,0 +1,119 @@ +EDA Netlist Writer report for Lab_2_Assessment +Wed Feb 23 14:50:06 2022 +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. EDA Netlist Writer Summary + 3. Simulation Settings + 4. Simulation Generated Files + 5. Timing Analysis Settings + 6. Timing Analysis Generated Files + 7. EDA Netlist Writer Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++------------------------------------------------------------------------+ +; EDA Netlist Writer Summary ; ++--------------------------------+---------------------------------------+ +; EDA Netlist Writer Status ; Successful - Wed Feb 23 14:50:06 2022 ; +; Revision Name ; Lab_2_Assessment ; +; Top-level Entity Name ; Lab_2_Assessment ; +; Family ; FLEX10KE ; +; Simulation Files Creation ; Successful ; +; Timing Analysis Files Creation ; Successful ; ++--------------------------------+---------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------+ +; Simulation Settings ; ++--------------------------------------------------------------------------------------------+--------------------+ +; Option ; Setting ; ++--------------------------------------------------------------------------------------------+--------------------+ +; Tool Name ; Custom Verilog HDL ; +; Generate netlist for functional simulation only ; Off ; +; Time scale ; 1 ps ; +; Truncate long hierarchy paths ; Off ; +; Map illegal HDL characters ; Off ; +; Flatten buses into individual nodes ; Off ; +; Maintain hierarchy ; Off ; +; Bring out device-wide set/reset signals as ports ; Off ; +; Enable glitch filtering ; Off ; +; Do not write top level VHDL entity ; Off ; +; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off ; +; Architecture name in VHDL output netlist ; structure ; ++--------------------------------------------------------------------------------------------+--------------------+ + + ++---------------------------------------------------------------------------------------------------------------------+ +; Simulation Generated Files ; ++---------------------------------------------------------------------------------------------------------------------+ +; Generated Files ; ++---------------------------------------------------------------------------------------------------------------------+ +; C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment.vo ; +; C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment_v.sdo ; ++---------------------------------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------+ +; Timing Analysis Settings ; ++-------------------------------------+--------------------+ +; Option ; Setting ; ++-------------------------------------+--------------------+ +; Tool Name ; Custom Verilog HDL ; +; Time scale ; 1 ps ; +; Truncate long hierarchy paths ; Off ; +; Map illegal HDL characters ; Off ; +; Flatten buses into individual nodes ; Off ; ++-------------------------------------+--------------------+ + + ++-----------------------------------------------------------------------------------------------------------------+ +; Timing Analysis Generated Files ; ++-----------------------------------------------------------------------------------------------------------------+ +; Generated Files ; ++-----------------------------------------------------------------------------------------------------------------+ +; C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment.vo ; +; C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment_v.sdo ; ++-----------------------------------------------------------------------------------------------------------------+ + + ++-----------------------------+ +; EDA Netlist Writer Messages ; ++-----------------------------+ +Info: ******************************************************************* +Info: Running Quartus II EDA Netlist Writer + Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition + Info: Processing started: Wed Feb 23 14:50:06 2022 +Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +Info: Generated files "Lab_2_Assessment.vo" and "Lab_2_Assessment_v.sdo" in directory "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/simulation/custom/" for EDA simulation tool +Info: Generated files "Lab_2_Assessment.vo" and "Lab_2_Assessment_v.sdo" in directory "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/timing/custom/" for EDA timing analysis tool +Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 156 megabytes + Info: Processing ended: Wed Feb 23 14:50:06 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.fit.rpt b/Assessments/Lab 2 Assessment/Lab_2_Assessment.fit.rpt new file mode 100644 index 0000000..887efaa --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.fit.rpt @@ -0,0 +1,535 @@ +Fitter report for Lab_2_Assessment +Wed Feb 23 14:50:02 2022 +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Fitter Summary + 3. Fitter Settings + 4. Fitter Device Options + 5. Input Pins + 6. Output Pins + 7. All Package Pins + 8. Control Signals + 9. Global & Other Fast Signals + 10. Non-Global High Fan-Out Signals + 11. LAB + 12. Local Routing Interconnect + 13. LAB External Interconnect + 14. Row Interconnect + 15. LAB Column Interconnect + 16. LAB Column Interconnect + 17. Fitter Resource Usage Summary + 18. Fitter Resource Utilization by Entity + 19. Delay Chain Summary + 20. Pin-Out File + 21. Fitter Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------+ +; Fitter Summary ; ++-----------------------+-----------------------------------------+ +; Fitter Status ; Successful - Wed Feb 23 14:50:02 2022 ; +; Quartus II Version ; 8.1 Build 163 10/28/2008 SJ Web Edition ; +; Revision Name ; Lab_2_Assessment ; +; Top-level Entity Name ; Lab_2_Assessment ; +; Family ; FLEX10KE ; +; Device ; EPF10K30ETC144-1 ; +; Timing Models ; Final ; +; Total logic elements ; 4 / 1,728 ( < 1 % ) ; +; Total pins ; 10 / 102 ( 10 % ) ; +; Total memory bits ; 0 / 24,576 ( 0 % ) ; +; Total PLLs ; 0 ; ++-----------------------+-----------------------------------------+ + + ++------------------------------------------------------------------------------------------------------+ +; Fitter Settings ; ++------------------------------------------------------------+--------------------+--------------------+ +; Option ; Setting ; Default Value ; ++------------------------------------------------------------+--------------------+--------------------+ +; Device ; AUTO ; ; +; Use smart compilation ; Off ; Off ; +; Use TimeQuest Timing Analyzer ; Off ; Off ; +; Router Timing Optimization Level ; Normal ; Normal ; +; Placement Effort Multiplier ; 1.0 ; 1.0 ; +; Router Effort Multiplier ; 1.0 ; 1.0 ; +; Optimize Timing ; Normal compilation ; Normal compilation ; +; Optimize Timing for ECOs ; Off ; Off ; +; Regenerate full fit report during ECO compiles ; Off ; Off ; +; Optimize IOC Register Placement for Timing ; On ; On ; +; Limit to One Fitting Attempt ; Off ; Off ; +; Final Placement Optimizations ; Automatically ; Automatically ; +; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; +; Fitter Initial Placement Seed ; 1 ; 1 ; +; Slow Slew Rate ; Off ; Off ; +; PCI I/O ; Off ; Off ; +; Auto Global Memory Control Signals ; Off ; Off ; +; Logic Cell Insertion - Individual Logic Cells ; On ; On ; +; Logic Cell Insertion - I/Os Fed By Carry or Cascade Chains ; On ; On ; +; Fitter Effort ; Auto Fit ; Auto Fit ; +; Auto Global Clock ; On ; On ; +; Auto Global Output Enable ; On ; On ; +; Auto Global Register Control Signals ; On ; On ; ++------------------------------------------------------------+--------------------+--------------------+ + + ++-------------------------------------------------------------------------+ +; Fitter Device Options ; ++----------------------------------------------+--------------------------+ +; Option ; Setting ; ++----------------------------------------------+--------------------------+ +; Enable user-supplied start-up clock (CLKUSR) ; Off ; +; Enable device-wide reset (DEV_CLRn) ; Off ; +; Enable device-wide output enable (DEV_OE) ; Off ; +; Enable INIT_DONE output ; Off ; +; Configuration scheme ; Passive Serial ; +; nWS, nRS, nCS, CS ; Unreserved ; +; RDYnBUSY ; Unreserved ; +; Data[7..1] ; Unreserved ; +; Reserve all unused pins ; As output driving ground ; +; Base pin-out file on sameframe device ; Off ; ++----------------------------------------------+--------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Input Pins ; ++-------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+--------------+ +; Name ; Pin # ; Row ; Col. ; Fan-Out ; Global ; I/O Register ; Use Local Routing Input ; Power Up High ; PCI I/O Enabled ; Single-Pin CE ; I/O Standard ; ++-------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+--------------+ +; d[0] ; 124 ; -- ; -- ; 1 ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; load ; 126 ; -- ; -- ; 4 ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; clock ; 55 ; -- ; -- ; 4 ; yes ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; d[1] ; 54 ; -- ; -- ; 1 ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; d[2] ; 56 ; -- ; -- ; 1 ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; d[3] ; 125 ; -- ; -- ; 1 ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; ++-------+-------+-----+------+---------+--------+--------------+-------------------------+---------------+-----------------+---------------+--------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Output Pins ; ++------+-------+-----+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+---------------+--------------+ +; Name ; Pin # ; Row ; Col. ; I/O Register ; Use Local Routing Output ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Single-Pin OE ; Single-Pin CE ; Open Drain ; TRI Primitive ; I/O Standard ; ++------+-------+-----+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+---------------+--------------+ +; q[0] ; 18 ; C ; -- ; no ; no ; no ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; q[1] ; 97 ; C ; -- ; no ; no ; no ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; q[2] ; 96 ; C ; -- ; no ; no ; no ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; +; q[3] ; 95 ; C ; -- ; no ; no ; no ; no ; no ; no ; no ; no ; no ; LVTTL/LVCMOS ; ++------+-------+-----+------+--------------+--------------------------+---------------+----------------+-----------------+---------------+---------------+------------+---------------+--------------+ + + ++-----------------------------------+ +; All Package Pins ; ++-------+------------+--------------+ +; Pin # ; Usage ; I/O Standard ; ++-------+------------+--------------+ +; 1 ; #TCK ; ; +; 2 ; ^CONF_DONE ; ; +; 3 ; ^nCEO ; ; +; 4 ; #TDO ; ; +; 5 ; VCC_IO ; ; +; 6 ; VCC_INT ; ; +; 7 ; GND* ; ; +; 8 ; GND* ; ; +; 9 ; GND* ; ; +; 10 ; GND* ; ; +; 11 ; GND* ; ; +; 12 ; GND* ; ; +; 13 ; GND* ; ; +; 14 ; GND* ; ; +; 15 ; GND_INT ; ; +; 16 ; GND_INT ; ; +; 17 ; GND* ; ; +; 18 ; q[0] ; LVTTL/LVCMOS ; +; 19 ; GND* ; ; +; 20 ; GND* ; ; +; 21 ; GND* ; ; +; 22 ; GND* ; ; +; 23 ; GND* ; ; +; 24 ; VCC_IO ; ; +; 25 ; VCC_INT ; ; +; 26 ; GND* ; ; +; 27 ; GND* ; ; +; 28 ; GND* ; ; +; 29 ; GND* ; ; +; 30 ; GND* ; ; +; 31 ; GND* ; ; +; 32 ; GND* ; ; +; 33 ; GND* ; ; +; 34 ; #TMS ; ; +; 35 ; ^nSTATUS ; ; +; 36 ; GND* ; ; +; 37 ; GND* ; ; +; 38 ; GND* ; ; +; 39 ; GND* ; ; +; 40 ; GND_INT ; ; +; 41 ; GND* ; ; +; 42 ; GND* ; ; +; 43 ; GND* ; ; +; 44 ; GND* ; ; +; 45 ; VCC_IO ; ; +; 46 ; GND* ; ; +; 47 ; GND* ; ; +; 48 ; GND* ; ; +; 49 ; GND* ; ; +; 50 ; GND_INT ; ; +; 51 ; GND* ; ; +; 52 ; VCC_INT ; ; +; 53 ; VCC_CKLK ; ; +; 54 ; d[1] ; LVTTL/LVCMOS ; +; 55 ; clock ; LVTTL/LVCMOS ; +; 56 ; d[2] ; LVTTL/LVCMOS ; +; 57 ; GND_CKLK ; ; +; 58 ; GND_INT ; ; +; 59 ; GND* ; ; +; 60 ; GND* ; ; +; 61 ; VCC_IO ; ; +; 62 ; GND* ; ; +; 63 ; GND* ; ; +; 64 ; GND* ; ; +; 65 ; GND* ; ; +; 66 ; GND_INT ; ; +; 67 ; GND* ; ; +; 68 ; GND* ; ; +; 69 ; GND* ; ; +; 70 ; GND* ; ; +; 71 ; VCC_IO ; ; +; 72 ; GND* ; ; +; 73 ; GND* ; ; +; 74 ; ^nCONFIG ; ; +; 75 ; VCC_INT ; ; +; 76 ; ^MSEL1 ; ; +; 77 ; ^MSEL0 ; ; +; 78 ; GND* ; ; +; 79 ; GND* ; ; +; 80 ; GND* ; ; +; 81 ; GND* ; ; +; 82 ; GND* ; ; +; 83 ; GND* ; ; +; 84 ; GND_INT ; ; +; 85 ; GND_INT ; ; +; 86 ; GND* ; ; +; 87 ; GND* ; ; +; 88 ; GND* ; ; +; 89 ; GND* ; ; +; 90 ; GND* ; ; +; 91 ; GND* ; ; +; 92 ; GND* ; ; +; 93 ; VCC_INT ; ; +; 94 ; VCC_IO ; ; +; 95 ; q[3] ; LVTTL/LVCMOS ; +; 96 ; q[2] ; LVTTL/LVCMOS ; +; 97 ; q[1] ; LVTTL/LVCMOS ; +; 98 ; GND* ; ; +; 99 ; GND* ; ; +; 100 ; GND* ; ; +; 101 ; GND* ; ; +; 102 ; GND* ; ; +; 103 ; GND_INT ; ; +; 104 ; GND_INT ; ; +; 105 ; #TDI ; ; +; 106 ; ^nCE ; ; +; 107 ; ^DCLK ; ; +; 108 ; ^DATA0 ; ; +; 109 ; GND* ; ; +; 110 ; GND* ; ; +; 111 ; GND* ; ; +; 112 ; GND* ; ; +; 113 ; GND* ; ; +; 114 ; GND* ; ; +; 115 ; VCC_IO ; ; +; 116 ; GND* ; ; +; 117 ; GND* ; ; +; 118 ; GND* ; ; +; 119 ; GND* ; ; +; 120 ; GND* ; ; +; 121 ; GND* ; ; +; 122 ; GND* ; ; +; 123 ; VCC_INT ; ; +; 124 ; d[0] ; LVTTL/LVCMOS ; +; 125 ; d[3] ; LVTTL/LVCMOS ; +; 126 ; load ; LVTTL/LVCMOS ; +; 127 ; GND_INT ; ; +; 128 ; GND* ; ; +; 129 ; GND_INT ; ; +; 130 ; GND* ; ; +; 131 ; GND* ; ; +; 132 ; GND* ; ; +; 133 ; GND* ; ; +; 134 ; VCC_IO ; ; +; 135 ; GND* ; ; +; 136 ; GND* ; ; +; 137 ; GND* ; ; +; 138 ; GND* ; ; +; 139 ; GND_INT ; ; +; 140 ; GND* ; ; +; 141 ; GND* ; ; +; 142 ; GND* ; ; +; 143 ; GND* ; ; +; 144 ; GND* ; ; ++-------+------------+--------------+ + + ++------------------------------------------------+ +; Control Signals ; ++-------+-------+---------+-------+--------------+ +; Name ; Pin # ; Fan-Out ; Usage ; Global Usage ; ++-------+-------+---------+-------+--------------+ +; clock ; 55 ; 4 ; Clock ; Pin ; ++-------+-------+---------+-------+--------------+ + + ++----------------------------------+ +; Global & Other Fast Signals ; ++-------+-------+---------+--------+ +; Name ; Pin # ; Fan-Out ; Global ; ++-------+-------+---------+--------+ +; d[0] ; 124 ; 1 ; no ; +; load ; 126 ; 4 ; no ; +; clock ; 55 ; 4 ; yes ; +; d[1] ; 54 ; 1 ; no ; +; d[2] ; 56 ; 1 ; no ; +; d[3] ; 125 ; 1 ; no ; ++-------+-------+---------+--------+ + + ++---------------------------------+ +; Non-Global High Fan-Out Signals ; ++---------+-----------------------+ +; Name ; Fan-Out ; ++---------+-----------------------+ +; load ; 4 ; +; q[0]~20 ; 2 ; +; q[2]~22 ; 2 ; +; q[1]~21 ; 2 ; +; q[3]~23 ; 2 ; +; d[1] ; 1 ; +; d[3] ; 1 ; +; d[0] ; 1 ; +; d[2] ; 1 ; ++---------+-----------------------+ + + ++-------------------------------------------+ +; LAB ; ++--------------------------+----------------+ +; Number of Logic Elements ; Number of LABs ; ++--------------------------+----------------+ +; 0 ; 215 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 1 ; ++--------------------------+----------------+ + + ++----------------------------------------------+ +; Local Routing Interconnect ; ++-----------------------------+----------------+ +; Local Routing Interconnects ; Number of LABs ; ++-----------------------------+----------------+ +; 0 ; 215 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 1 ; ++-----------------------------+----------------+ + + ++---------------------------------------------+ +; LAB External Interconnect ; ++----------------------------+----------------+ +; LAB External Interconnects ; Number of LABs ; ++----------------------------+----------------+ +; 0 ; 215 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 1 ; ++----------------------------+----------------+ + + ++-----------------------------------------------------------------------------------------+ +; Row Interconnect ; ++-------+--------------------+-----------------------------+------------------------------+ +; Row ; Interconnect Used ; Left Half Interconnect Used ; Right Half Interconnect Used ; ++-------+--------------------+-----------------------------+------------------------------+ +; A ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ; +; B ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ; +; C ; 1 / 144 ( < 1 % ) ; 3 / 72 ( 4 % ) ; 0 / 72 ( 0 % ) ; +; D ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ; +; E ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ; +; F ; 0 / 144 ( 0 % ) ; 0 / 72 ( 0 % ) ; 0 / 72 ( 0 % ) ; +; Total ; 1 / 864 ( < 1 % ) ; 3 / 432 ( < 1 % ) ; 0 / 432 ( 0 % ) ; ++-------+--------------------+-----------------------------+------------------------------+ + + ++---------------------------+ +; LAB Column Interconnect ; ++-------+-------------------+ +; Col. ; Interconnect Used ; ++-------+-------------------+ +; 1 ; 0 / 24 ( 0 % ) ; +; 2 ; 0 / 24 ( 0 % ) ; +; 3 ; 0 / 24 ( 0 % ) ; +; 4 ; 0 / 24 ( 0 % ) ; +; 5 ; 0 / 24 ( 0 % ) ; +; 6 ; 0 / 24 ( 0 % ) ; +; 7 ; 0 / 24 ( 0 % ) ; +; 8 ; 0 / 24 ( 0 % ) ; +; 9 ; 0 / 24 ( 0 % ) ; +; 10 ; 0 / 24 ( 0 % ) ; +; 11 ; 0 / 24 ( 0 % ) ; +; 12 ; 0 / 24 ( 0 % ) ; +; 13 ; 0 / 24 ( 0 % ) ; +; 14 ; 0 / 24 ( 0 % ) ; +; 15 ; 0 / 24 ( 0 % ) ; +; 16 ; 0 / 24 ( 0 % ) ; +; 17 ; 0 / 24 ( 0 % ) ; +; 18 ; 0 / 24 ( 0 % ) ; +; 19 ; 0 / 24 ( 0 % ) ; +; 20 ; 0 / 24 ( 0 % ) ; +; 21 ; 0 / 24 ( 0 % ) ; +; 22 ; 0 / 24 ( 0 % ) ; +; 23 ; 0 / 24 ( 0 % ) ; +; 24 ; 0 / 24 ( 0 % ) ; +; 25 ; 0 / 24 ( 0 % ) ; +; 26 ; 0 / 24 ( 0 % ) ; +; 27 ; 0 / 24 ( 0 % ) ; +; 28 ; 0 / 24 ( 0 % ) ; +; 29 ; 0 / 24 ( 0 % ) ; +; 30 ; 0 / 24 ( 0 % ) ; +; 31 ; 0 / 24 ( 0 % ) ; +; 32 ; 0 / 24 ( 0 % ) ; +; 33 ; 0 / 24 ( 0 % ) ; +; 34 ; 0 / 24 ( 0 % ) ; +; 35 ; 0 / 24 ( 0 % ) ; +; 36 ; 0 / 24 ( 0 % ) ; +; Total ; 0 / 864 ( 0 % ) ; ++-------+-------------------+ + + ++---------------------------+ +; LAB Column Interconnect ; ++-------+-------------------+ +; Col. ; Interconnect Used ; ++-------+-------------------+ +; 1 ; 0 / 48 ( 0 % ) ; +; Total ; 0 / 48 ( 0 % ) ; ++-------+-------------------+ + + ++---------------------------------------------------------+ +; Fitter Resource Usage Summary ; ++-----------------------------------+---------------------+ +; Resource ; Usage ; ++-----------------------------------+---------------------+ +; Total logic elements ; 4 / 1,728 ( < 1 % ) ; +; Registers ; 4 / 1,728 ( < 1 % ) ; +; Logic elements in carry chains ; 0 ; +; User inserted logic elements ; 0 ; +; I/O pins ; 10 / 102 ( 10 % ) ; +; -- Clock pins ; 2 ; +; -- Dedicated input pins ; 4 / 4 ( 100 % ) ; +; Global signals ; 1 ; +; EABs ; 0 / 6 ( 0 % ) ; +; Total memory bits ; 0 / 24,576 ( 0 % ) ; +; Total RAM block bits ; 0 / 24,576 ( 0 % ) ; +; Maximum fan-out node ; load ; +; Maximum fan-out ; 4 ; +; Highest non-global fan-out signal ; load ; +; Highest non-global fan-out ; 4 ; +; Total fan-out ; 20 ; +; Average fan-out ; 1.43 ; ++-----------------------------------+---------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Resource Utilization by Entity ; ++----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+ +; |Lab_2_Assessment ; 4 (4) ; 4 ; 0 ; 10 ; 0 (0) ; 0 (0) ; 4 (4) ; 0 (0) ; 0 (0) ; |Lab_2_Assessment ; work ; ++----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++--------------------------------+ +; Delay Chain Summary ; ++-------+----------+-------------+ +; Name ; Pin Type ; Pad to Core ; ++-------+----------+-------------+ +; d[0] ; Input ; OFF ; +; load ; Input ; OFF ; +; clock ; Input ; OFF ; +; d[1] ; Input ; OFF ; +; d[2] ; Input ; OFF ; +; d[3] ; Input ; ON ; +; q[0] ; Output ; OFF ; +; q[1] ; Output ; OFF ; +; q[2] ; Output ; OFF ; +; q[3] ; Output ; OFF ; ++-------+----------+-------------+ + + ++--------------+ +; Pin-Out File ; ++--------------+ +The pin-out file can be found in C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.pin. + + ++-----------------+ +; Fitter Messages ; ++-----------------+ +Info: ******************************************************************* +Info: Running Quartus II Fitter + Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition + Info: Processing started: Wed Feb 23 14:50:01 2022 +Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +Info: Automatically selected device EPF10K30ETC144-1 for design Lab_2_Assessment +Warning: Feature SignalProbe is not available with your current license +Info: Fitter is using the Classic Timing Analyzer +Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements + Info: Assuming a global fmax requirement of 1000 MHz + Info: Not setting a global tsu requirement + Info: Not setting a global tco requirement + Info: Not setting a global tpd requirement +Info: Inserted 0 logic cells in first fitting attempt +Info: Started fitting attempt 1 on Wed Feb 23 2022 at 14:50:01 +Info: Fitter placement preparation operations beginning +Info: Fitter placement preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement operations beginning +Info: Fitter placement operations ending: elapsed time is 00:00:00 +Info: Fitter routing operations beginning +Info: Fitter routing operations ending: elapsed time is 00:00:00 +Info: Quartus II Fitter was successful. 0 errors, 1 warning + Info: Peak virtual memory: 224 megabytes + Info: Processing ended: Wed Feb 23 14:50:02 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.fit.summary b/Assessments/Lab 2 Assessment/Lab_2_Assessment.fit.summary new file mode 100644 index 0000000..390b188 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.fit.summary @@ -0,0 +1,11 @@ +Fitter Status : Successful - Wed Feb 23 14:50:02 2022 +Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition +Revision Name : Lab_2_Assessment +Top-level Entity Name : Lab_2_Assessment +Family : FLEX10KE +Device : EPF10K30ETC144-1 +Timing Models : Final +Total logic elements : 4 / 1,728 ( < 1 % ) +Total pins : 10 / 102 ( 10 % ) +Total memory bits : 0 / 24,576 ( 0 % ) +Total PLLs : 0 diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.flow.rpt b/Assessments/Lab 2 Assessment/Lab_2_Assessment.flow.rpt new file mode 100644 index 0000000..37f1304 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.flow.rpt @@ -0,0 +1,122 @@ +Flow report for Lab_2_Assessment +Wed Feb 23 14:50:06 2022 +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Flow Summary + 3. Flow Settings + 4. Flow Non-Default Global Settings + 5. Flow Elapsed Time + 6. Flow OS Summary + 7. Flow Log + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-------------------------------------------------------------------+ +; Flow Summary ; ++-------------------------+-----------------------------------------+ +; Flow Status ; Successful - Wed Feb 23 14:50:06 2022 ; +; Quartus II Version ; 8.1 Build 163 10/28/2008 SJ Web Edition ; +; Revision Name ; Lab_2_Assessment ; +; Top-level Entity Name ; Lab_2_Assessment ; +; Family ; FLEX10KE ; +; Met timing requirements ; Yes ; +; Total logic elements ; 4 / 1,728 ( < 1 % ) ; +; Total pins ; 10 / 102 ( 10 % ) ; +; Total memory bits ; 0 / 24,576 ( 0 % ) ; +; Total PLLs ; 0 ; +; Device ; EPF10K30ETC144-1 ; +; Timing Models ; Final ; ++-------------------------+-----------------------------------------+ + + ++-----------------------------------------+ +; Flow Settings ; ++-------------------+---------------------+ +; Option ; Setting ; ++-------------------+---------------------+ +; Start date & time ; 02/23/2022 14:50:00 ; +; Main task ; Compilation ; +; Revision Name ; Lab_2_Assessment ; ++-------------------+---------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------+ +; Flow Non-Default Global Settings ; ++------------------------------------+--------------------------------+---------------+-------------+----------------------+ +; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; ++------------------------------------+--------------------------------+---------------+-------------+----------------------+ +; COMPILER_SIGNATURE_ID ; 66120944015010.164560620008100 ; -- ; -- ; -- ; +; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ; Custom ; ; -- ; -- ; +; EDA_INPUT_DATA_FORMAT ; Verilog Hdl ; -- ; -- ; eda_design_synthesis ; +; EDA_NETLIST_WRITER_OUTPUT_DIR ; timing/custom ; -- ; -- ; eda_timing_analysis ; +; EDA_OUTPUT_DATA_FORMAT ; Verilog ; -- ; -- ; eda_simulation ; +; EDA_OUTPUT_DATA_FORMAT ; Verilog ; -- ; -- ; eda_timing_analysis ; +; EDA_SIMULATION_TOOL ; Custom Verilog HDL ; ; -- ; -- ; +; EDA_TIME_SCALE ; 1 ps ; -- ; -- ; eda_simulation ; +; EDA_TIMING_ANALYSIS_TOOL ; Custom Verilog HDL ; ; -- ; -- ; +; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; ++------------------------------------+--------------------------------+---------------+-------------+----------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Elapsed Time ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Analysis & Synthesis ; 00:00:01 ; 1.0 ; 214 MB ; 00:00:00 ; +; Fitter ; 00:00:01 ; 1.0 ; 202 MB ; 00:00:01 ; +; Assembler ; 00:00:00 ; 1.0 ; 198 MB ; 00:00:00 ; +; Classic Timing Analyzer ; 00:00:00 ; 1.0 ; 165 MB ; 00:00:00 ; +; EDA Netlist Writer ; 00:00:00 ; 1.0 ; 150 MB ; 00:00:00 ; +; Total ; 00:00:02 ; -- ; -- ; 00:00:01 ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Flow OS Summary ; ++-------------------------+------------------+---------------+------------+----------------+ +; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; ++-------------------------+------------------+---------------+------------+----------------+ +; Analysis & Synthesis ; DESKTOP-BO7TTK2 ; Windows Vista ; 6.2 ; x86_64 ; +; Fitter ; DESKTOP-BO7TTK2 ; Windows Vista ; 6.2 ; x86_64 ; +; Assembler ; DESKTOP-BO7TTK2 ; Windows Vista ; 6.2 ; x86_64 ; +; Classic Timing Analyzer ; DESKTOP-BO7TTK2 ; Windows Vista ; 6.2 ; x86_64 ; +; EDA Netlist Writer ; DESKTOP-BO7TTK2 ; Windows Vista ; 6.2 ; x86_64 ; ++-------------------------+------------------+---------------+------------+----------------+ + + +------------ +; Flow Log ; +------------ +quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +quartus_fit --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +quartus_asm --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +quartus_tan --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +quartus_eda --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment + + + diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.map.rpt b/Assessments/Lab 2 Assessment/Lab_2_Assessment.map.rpt new file mode 100644 index 0000000..a974311 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.map.rpt @@ -0,0 +1,197 @@ +Analysis & Synthesis report for Lab_2_Assessment +Wed Feb 23 14:50:00 2022 +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Analysis & Synthesis Summary + 3. Analysis & Synthesis Settings + 4. Analysis & Synthesis Source Files Read + 5. Analysis & Synthesis Resource Usage Summary + 6. Analysis & Synthesis Resource Utilization by Entity + 7. General Register Statistics + 8. Analysis & Synthesis Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------+ +; Analysis & Synthesis Summary ; ++-----------------------------+-----------------------------------------+ +; Analysis & Synthesis Status ; Successful - Wed Feb 23 14:50:00 2022 ; +; Quartus II Version ; 8.1 Build 163 10/28/2008 SJ Web Edition ; +; Revision Name ; Lab_2_Assessment ; +; Top-level Entity Name ; Lab_2_Assessment ; +; Family ; FLEX10KE ; +; Total logic elements ; 4 ; +; Total pins ; 10 ; +; Total memory bits ; 0 ; +; Total PLLs ; 0 ; ++-----------------------------+-----------------------------------------+ + + ++------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Settings ; ++----------------------------------------------------------------+------------------+------------------+ +; Option ; Setting ; Default Value ; ++----------------------------------------------------------------+------------------+------------------+ +; Top-level entity name ; Lab_2_Assessment ; Lab_2_Assessment ; +; Family name ; FLEX10KE ; Stratix II ; +; Type of Retiming Performed During Resynthesis ; Full ; ; +; Resynthesis Optimization Effort ; Normal ; ; +; Physical Synthesis Level for Resynthesis ; Normal ; ; +; Use Generated Physical Constraints File ; On ; ; +; Use smart compilation ; Off ; Off ; +; Create Debugging Nodes for IP Cores ; Off ; Off ; +; Preserve fewer node names ; On ; On ; +; Disable OpenCore Plus hardware evaluation ; Off ; Off ; +; Verilog Version ; Verilog_2001 ; Verilog_2001 ; +; VHDL Version ; VHDL93 ; VHDL93 ; +; State Machine Processing ; Auto ; Auto ; +; Safe State Machine ; Off ; Off ; +; Extract Verilog State Machines ; On ; On ; +; Extract VHDL State Machines ; On ; On ; +; Ignore Verilog initial constructs ; Off ; Off ; +; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; +; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; +; Add Pass-Through Logic to Inferred RAMs ; On ; On ; +; Parallel Synthesis ; Off ; Off ; +; NOT Gate Push-Back ; On ; On ; +; Power-Up Don't Care ; On ; On ; +; Remove Redundant Logic Cells ; Off ; Off ; +; Remove Duplicate Registers ; On ; On ; +; Ignore CARRY Buffers ; Off ; Off ; +; Ignore CASCADE Buffers ; Off ; Off ; +; Ignore GLOBAL Buffers ; Off ; Off ; +; Ignore ROW GLOBAL Buffers ; Off ; Off ; +; Ignore LCELL Buffers ; Off ; Off ; +; Ignore SOFT Buffers ; On ; On ; +; Limit AHDL Integers to 32 Bits ; Off ; Off ; +; Auto Implement in ROM ; Off ; Off ; +; Optimization Technique ; Area ; Area ; +; Carry Chain Length ; 32 ; 32 ; +; Cascade Chain Length ; 2 ; 2 ; +; Auto Carry Chains ; On ; On ; +; Auto Open-Drain Pins ; On ; On ; +; Auto ROM Replacement ; On ; On ; +; Auto RAM Replacement ; On ; On ; +; Auto Clock Enable Replacement ; On ; On ; +; Strict RAM Replacement ; Off ; Off ; +; Auto Resource Sharing ; Off ; Off ; +; Allow Any RAM Size For Recognition ; Off ; Off ; +; Allow Any ROM Size For Recognition ; Off ; Off ; +; Use LogicLock Constraints during Resource Balancing ; On ; On ; +; Ignore translate_off and synthesis_off directives ; Off ; Off ; +; Show Parameter Settings Tables in Synthesis Report ; On ; On ; +; HDL message level ; Level2 ; Level2 ; +; Suppress Register Optimization Related Messages ; Off ; Off ; +; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ; +; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; +; Block Design Naming ; Auto ; Auto ; +; Synthesis Effort ; Auto ; Auto ; +; Allows Asynchronous Clear Usage For Shift Register Replacement ; On ; On ; +; Analysis & Synthesis Message Level ; Medium ; Medium ; ++----------------------------------------------------------------+------------------+------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; ++----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+ +; Lab_2_Assessment.v ; yes ; User Verilog HDL File ; C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v ; ++----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+ + + ++---------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++--------------------------------+------------+ +; Resource ; Usage ; ++--------------------------------+------------+ +; Total logic elements ; 4 ; +; Total combinational functions ; 4 ; +; -- Total 4-input functions ; 0 ; +; -- Total 3-input functions ; 4 ; +; -- Total 2-input functions ; 0 ; +; -- Total 1-input functions ; 0 ; +; -- Total 0-input functions ; 0 ; +; Total registers ; 4 ; +; I/O pins ; 10 ; +; Maximum fan-out node ; load ; +; Maximum fan-out ; 4 ; +; Total fan-out ; 20 ; +; Average fan-out ; 1.43 ; ++--------------------------------+------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+ +; |Lab_2_Assessment ; 4 (4) ; 4 ; 0 ; 10 ; 0 (0) ; 0 (0) ; 4 (4) ; 0 (0) ; 0 (0) ; |Lab_2_Assessment ; work ; ++----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++------------------------------------------------------+ +; General Register Statistics ; ++----------------------------------------------+-------+ +; Statistic ; Value ; ++----------------------------------------------+-------+ +; Total registers ; 4 ; +; Number of registers using Synchronous Clear ; 0 ; +; Number of registers using Synchronous Load ; 0 ; +; Number of registers using Asynchronous Clear ; 0 ; +; Number of registers using Asynchronous Load ; 0 ; +; Number of registers using Clock Enable ; 0 ; +; Number of registers using Preset ; 0 ; ++----------------------------------------------+-------+ + + ++-------------------------------+ +; Analysis & Synthesis Messages ; ++-------------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Analysis & Synthesis + Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition + Info: Processing started: Wed Feb 23 14:49:59 2022 +Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +Info: Found 1 design units, including 1 entities, in source file Lab_2_Assessment.v + Info: Found entity 1: Lab_2_Assessment +Warning: EDA synthesis tool is specified as "Custom", but Library Mapping File is not specified +Warning: EDA synthesis tool is specified as "Custom", but VCC is not specified +Warning: EDA synthesis tool is specified as "Custom", but GND is not specified +Info: Elaborating entity "Lab_2_Assessment" for the top level hierarchy +Info: Implemented 14 device resources after synthesis - the final resource count might be different + Info: Implemented 6 input pins + Info: Implemented 4 output pins + Info: Implemented 4 logic cells +Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings + Info: Peak virtual memory: 214 megabytes + Info: Processing ended: Wed Feb 23 14:50:00 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.map.summary b/Assessments/Lab 2 Assessment/Lab_2_Assessment.map.summary new file mode 100644 index 0000000..86607dd --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.map.summary @@ -0,0 +1,9 @@ +Analysis & Synthesis Status : Successful - Wed Feb 23 14:50:00 2022 +Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition +Revision Name : Lab_2_Assessment +Top-level Entity Name : Lab_2_Assessment +Family : FLEX10KE +Total logic elements : 4 +Total pins : 10 +Total memory bits : 0 +Total PLLs : 0 diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.pin b/Assessments/Lab 2 Assessment/Lab_2_Assessment.pin new file mode 100644 index 0000000..6ab98b0 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.pin @@ -0,0 +1,187 @@ + -- Copyright (C) 1991-2008 Altera Corporation + -- Your use of Altera Corporation's design tools, logic functions + -- and other software and tools, and its AMPP partner logic + -- functions, and any output files from any of the foregoing + -- (including device programming or simulation files), and any + -- associated documentation or information are expressly subject + -- to the terms and conditions of the Altera Program License + -- Subscription Agreement, Altera MegaCore Function License + -- Agreement, or other applicable license agreement, including, + -- without limitation, that your use is for the sole purpose of + -- programming logic devices manufactured by Altera and sold by + -- Altera or its authorized distributors. Please refer to the + -- applicable agreement for further details. + -- + -- This is a Quartus II output file. It is for reporting purposes only, and is + -- not intended for use as a Quartus II input file. This file cannot be used + -- to make Quartus II pin assignments - for instructions on how to make pin + -- assignments, please see Quartus II help. + ------------------------------------------------------------------------------ + + + + ------------------------------------------------------------------------------ + -- NC : No Connect. This pin has no internal connection to the device. + -- VCC_INT : Dedicated power pin, which MUST be connected to VCC (2.5V). + -- VCC_IO : Dedicated power pin, which MUST be connected to VCC (Refer to + -- the table below for voltage). + -- GND : Dedicated ground pin, which MUST be connected to GND. + -- GND+ : Unused input. This pin should be connected to GND. It may also + -- be connected to a valid signal on the board (low, high, or + -- toggling) if that signal is required for a different revision + -- of the design. + -- GND* : Unused I/O pin. This pin can either be left unconnected or + -- connected to GND. Connecting this pin to GND will improve the + -- device's immunity to noise. + ------------------------------------------------------------------------------ + + +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition +CHIP "Lab_2_Assessment" ASSIGNED TO AN: EPF10K30ETC144-1 + +Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment +------------------------------------------------------------------------------------------------------------- +TCK : 1 : input : : : : +CONF_DONE : 2 : bidir : : : : +nCEO : 3 : output : : : : +TDO : 4 : output : : : : +VCC_IO : 5 : power : : 3.3V : : +VCC_INT : 6 : power : : 2.5V : : +GND* : 7 : : : : : +GND* : 8 : : : : : +GND* : 9 : : : : : +GND* : 10 : : : : : +GND* : 11 : : : : : +GND* : 12 : : : : : +GND* : 13 : : : : : +GND* : 14 : : : : : +GND_INT : 15 : gnd : : : : +GND_INT : 16 : gnd : : : : +GND* : 17 : : : : : +q[0] : 18 : output : LVTTL/LVCMOS : : : N +GND* : 19 : : : : : +GND* : 20 : : : : : +GND* : 21 : : : : : +GND* : 22 : : : : : +GND* : 23 : : : : : +VCC_IO : 24 : power : : 3.3V : : +VCC_INT : 25 : power : : 2.5V : : +GND* : 26 : : : : : +GND* : 27 : : : : : +GND* : 28 : : : : : +GND* : 29 : : : : : +GND* : 30 : : : : : +GND* : 31 : : : : : +GND* : 32 : : : : : +GND* : 33 : : : : : +TMS : 34 : input : : : : +nSTATUS : 35 : bidir : : : : +GND* : 36 : : : : : +GND* : 37 : : : : : +GND* : 38 : : : : : +GND* : 39 : : : : : +GND_INT : 40 : gnd : : : : +GND* : 41 : : : : : +GND* : 42 : : : : : +GND* : 43 : : : : : +GND* : 44 : : : : : +VCC_IO : 45 : power : : 3.3V : : +GND* : 46 : : : : : +GND* : 47 : : : : : +GND* : 48 : : : : : +GND* : 49 : : : : : +GND_INT : 50 : gnd : : : : +GND* : 51 : : : : : +VCC_INT : 52 : power : : 2.5V : : +VCC_CKLK : 53 : power : : 2.5V : : +d[1] : 54 : input : LVTTL/LVCMOS : : : N +clock : 55 : input : LVTTL/LVCMOS : : : N +d[2] : 56 : input : LVTTL/LVCMOS : : : N +GND_CKLK : 57 : gnd : : : : +GND_INT : 58 : gnd : : : : +GND* : 59 : : : : : +GND* : 60 : : : : : +VCC_IO : 61 : power : : 3.3V : : +GND* : 62 : : : : : +GND* : 63 : : : : : +GND* : 64 : : : : : +GND* : 65 : : : : : +GND_INT : 66 : gnd : : : : +GND* : 67 : : : : : +GND* : 68 : : : : : +GND* : 69 : : : : : +GND* : 70 : : : : : +VCC_IO : 71 : power : : 3.3V : : +GND* : 72 : : : : : +GND* : 73 : : : : : +nCONFIG : 74 : input : : : : +VCC_INT : 75 : power : : 2.5V : : +MSEL1 : 76 : input : : : : +MSEL0 : 77 : input : : : : +GND* : 78 : : : : : +GND* : 79 : : : : : +GND* : 80 : : : : : +GND* : 81 : : : : : +GND* : 82 : : : : : +GND* : 83 : : : : : +GND_INT : 84 : gnd : : : : +GND_INT : 85 : gnd : : : : +GND* : 86 : : : : : +GND* : 87 : : : : : +GND* : 88 : : : : : +GND* : 89 : : : : : +GND* : 90 : : : : : +GND* : 91 : : : : : +GND* : 92 : : : : : +VCC_INT : 93 : power : : 2.5V : : +VCC_IO : 94 : power : : 3.3V : : +q[3] : 95 : output : LVTTL/LVCMOS : : : N +q[2] : 96 : output : LVTTL/LVCMOS : : : N +q[1] : 97 : output : LVTTL/LVCMOS : : : N +GND* : 98 : : : : : +GND* : 99 : : : : : +GND* : 100 : : : : : +GND* : 101 : : : : : +GND* : 102 : : : : : +GND_INT : 103 : gnd : : : : +GND_INT : 104 : gnd : : : : +TDI : 105 : input : : : : +nCE : 106 : input : : : : +DCLK : 107 : bidir : : : : +DATA0 : 108 : input : : : : +GND* : 109 : : : : : +GND* : 110 : : : : : +GND* : 111 : : : : : +GND* : 112 : : : : : +GND* : 113 : : : : : +GND* : 114 : : : : : +VCC_IO : 115 : power : : 3.3V : : +GND* : 116 : : : : : +GND* : 117 : : : : : +GND* : 118 : : : : : +GND* : 119 : : : : : +GND* : 120 : : : : : +GND* : 121 : : : : : +GND* : 122 : : : : : +VCC_INT : 123 : power : : 2.5V : : +d[0] : 124 : input : LVTTL/LVCMOS : : : N +d[3] : 125 : input : LVTTL/LVCMOS : : : N +load : 126 : input : LVTTL/LVCMOS : : : N +GND_INT : 127 : gnd : : : : +GND* : 128 : : : : : +GND_INT : 129 : gnd : : : : +GND* : 130 : : : : : +GND* : 131 : : : : : +GND* : 132 : : : : : +GND* : 133 : : : : : +VCC_IO : 134 : power : : 3.3V : : +GND* : 135 : : : : : +GND* : 136 : : : : : +GND* : 137 : : : : : +GND* : 138 : : : : : +GND_INT : 139 : gnd : : : : +GND* : 140 : : : : : +GND* : 141 : : : : : +GND* : 142 : : : : : +GND* : 143 : : : : : +GND* : 144 : : : : : diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.qpf b/Assessments/Lab 2 Assessment/Lab_2_Assessment.qpf new file mode 100644 index 0000000..a8bfcfd --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.qpf @@ -0,0 +1,23 @@ +# Copyright (C) 1991-2008 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. + + + +QUARTUS_VERSION = "8.1" +DATE = "14:42:47 February 23, 2022" + + +# Revisions + +PROJECT_REVISION = "Lab_2_Assessment" diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.qsf b/Assessments/Lab 2 Assessment/Lab_2_Assessment.qsf new file mode 100644 index 0000000..157b527 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.qsf @@ -0,0 +1,43 @@ +# Copyright (C) 1991-2008 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. + + +# The default values for assignments are stored in the file +# Lab_2_Assessment_assignment_defaults.qdf +# If this file doesn't exist, and for assignments not listed, see file +# assignment_defaults.qdf + +# Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. + + +set_global_assignment -name FAMILY FLEX10KE +set_global_assignment -name DEVICE AUTO +set_global_assignment -name TOP_LEVEL_ENTITY Lab_2_Assessment +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:42:47 FEBRUARY 23, 2022" +set_global_assignment -name LAST_QUARTUS_VERSION 8.1 +set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL Custom +set_global_assignment -name EDA_INPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_design_synthesis +set_global_assignment -name EDA_SIMULATION_TOOL "Custom Verilog HDL" +set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation +set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VERILOG -section_id eda_simulation +set_global_assignment -name EDA_TIMING_ANALYSIS_TOOL "Custom Verilog HDL" +set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR timing/custom -section_id eda_timing_analysis +set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VERILOG -section_id eda_timing_analysis +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga +set_global_assignment -name VERILOG_FILE Lab_2_Assessment.v +set_global_assignment -name SIMULATION_MODE FUNCTIONAL +set_global_assignment -name VECTOR_WAVEFORM_FILE Lab_2_Assessment.vwf \ No newline at end of file diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.qws b/Assessments/Lab 2 Assessment/Lab_2_Assessment.qws new file mode 100644 index 0000000..f74cf7f --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.qws @@ -0,0 +1,16 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames +[ProjectWorkspace.Frames.ChildFrames] +ptn_Child1=Document-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0] +DocPathName=Lab_2_Assessment.v +DocumentCLSID={84678d98-dc76-11d0-a0d8-0020affa5bde} +IsChildFrameDetached=False +IsActiveChildFrame=True +ptn_Child1=StateMap +[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0.StateMap] +AFC_IN_REPORT=False diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.sim.rpt b/Assessments/Lab 2 Assessment/Lab_2_Assessment.sim.rpt new file mode 100644 index 0000000..903e066 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.sim.rpt @@ -0,0 +1,182 @@ +Simulator report for Lab_2_Assessment +Wed Feb 23 14:55:07 2022 +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Simulator Summary + 3. Simulator Settings + 4. Simulation Waveforms + 5. Coverage Summary + 6. Complete 1/0-Value Coverage + 7. Missing 1-Value Coverage + 8. Missing 0-Value Coverage + 9. Simulator INI Usage + 10. Simulator Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++--------------------------------------------+ +; Simulator Summary ; ++-----------------------------+--------------+ +; Type ; Value ; ++-----------------------------+--------------+ +; Simulation Start Time ; 0 ps ; +; Simulation End Time ; 80.0 ns ; +; Simulation Netlist Size ; 18 nodes ; +; Simulation Coverage ; 72.22 % ; +; Total Number of Transitions ; 64 ; +; Simulation Breakpoints ; 0 ; +; Family ; FLEX10KE ; ++-----------------------------+--------------+ + + ++-------------------------------------------------------------------------------------------------------------------------+ +; Simulator Settings ; ++--------------------------------------------------------------------------------------------+------------+---------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------------------------------------+------------+---------------+ +; Simulation mode ; Functional ; Timing ; +; Start time ; 0 ns ; 0 ns ; +; Simulation results format ; CVWF ; ; +; Add pins automatically to simulation output waveforms ; On ; On ; +; Check outputs ; Off ; Off ; +; Report simulation coverage ; On ; On ; +; Display complete 1/0 value coverage report ; On ; On ; +; Display missing 1-value coverage report ; On ; On ; +; Display missing 0-value coverage report ; On ; On ; +; Detect setup and hold time violations ; Off ; Off ; +; Detect glitches ; Off ; Off ; +; Disable timing delays in Timing Simulation ; Off ; Off ; +; Generate Signal Activity File ; Off ; Off ; +; Generate VCD File for PowerPlay Power Analyzer ; Off ; Off ; +; Group bus channels in simulation results ; Off ; Off ; +; Preserve fewer signal transitions to reduce memory requirements ; On ; On ; +; Trigger vector comparison with the specified mode ; INPUT_EDGE ; INPUT_EDGE ; +; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off ; Off ; +; Overwrite Waveform Inputs With Simulation Outputs ; Off ; ; +; Perform Glitch Filtering in Timing Simulation ; Auto ; Auto ; ++--------------------------------------------------------------------------------------------+------------+---------------+ + + ++----------------------+ +; Simulation Waveforms ; ++----------------------+ +Waveform report data cannot be output to ASCII. +Please use Quartus II to view the waveform report data. + + ++--------------------------------------------------------------------+ +; Coverage Summary ; ++-----------------------------------------------------+--------------+ +; Type ; Value ; ++-----------------------------------------------------+--------------+ +; Total coverage as a percentage ; 72.22 % ; +; Total nodes checked ; 18 ; +; Total output ports checked ; 18 ; +; Total output ports with complete 1/0-value coverage ; 13 ; +; Total output ports with no 1/0-value coverage ; 4 ; +; Total output ports with no 1-value coverage ; 5 ; +; Total output ports with no 0-value coverage ; 4 ; ++-----------------------------------------------------+--------------+ + + +The following table displays output ports that toggle between 1 and 0 during simulation. ++------------------------------------------------------------------------------+ +; Complete 1/0-Value Coverage ; ++-----------------------------+-----------------------------+------------------+ +; Node Name ; Output Port Name ; Output Port Type ; ++-----------------------------+-----------------------------+------------------+ +; |Lab_2_Assessment|q[0]~reg0 ; |Lab_2_Assessment|q[0]~reg0 ; regout ; +; |Lab_2_Assessment|q~0 ; |Lab_2_Assessment|q~0 ; out ; +; |Lab_2_Assessment|q~1 ; |Lab_2_Assessment|q~1 ; out ; +; |Lab_2_Assessment|q~2 ; |Lab_2_Assessment|q~2 ; out ; +; |Lab_2_Assessment|q~3 ; |Lab_2_Assessment|q~3 ; out ; +; |Lab_2_Assessment|q[1]~reg0 ; |Lab_2_Assessment|q[1]~reg0 ; regout ; +; |Lab_2_Assessment|q[2]~reg0 ; |Lab_2_Assessment|q[2]~reg0 ; regout ; +; |Lab_2_Assessment|q[3]~reg0 ; |Lab_2_Assessment|q[3]~reg0 ; regout ; +; |Lab_2_Assessment|q[0] ; |Lab_2_Assessment|q[0] ; pin_out ; +; |Lab_2_Assessment|q[1] ; |Lab_2_Assessment|q[1] ; pin_out ; +; |Lab_2_Assessment|q[2] ; |Lab_2_Assessment|q[2] ; pin_out ; +; |Lab_2_Assessment|q[3] ; |Lab_2_Assessment|q[3] ; pin_out ; +; |Lab_2_Assessment|clock ; |Lab_2_Assessment|clock ; out ; ++-----------------------------+-----------------------------+------------------+ + + +The following table displays output ports that do not toggle to 1 during simulation. ++--------------------------------------------------------------------+ +; Missing 1-Value Coverage ; ++------------------------+------------------------+------------------+ +; Node Name ; Output Port Name ; Output Port Type ; ++------------------------+------------------------+------------------+ +; |Lab_2_Assessment|d[0] ; |Lab_2_Assessment|d[0] ; out ; +; |Lab_2_Assessment|d[1] ; |Lab_2_Assessment|d[1] ; out ; +; |Lab_2_Assessment|d[2] ; |Lab_2_Assessment|d[2] ; out ; +; |Lab_2_Assessment|d[3] ; |Lab_2_Assessment|d[3] ; out ; +; |Lab_2_Assessment|load ; |Lab_2_Assessment|load ; out ; ++------------------------+------------------------+------------------+ + + +The following table displays output ports that do not toggle to 0 during simulation. ++--------------------------------------------------------------------+ +; Missing 0-Value Coverage ; ++------------------------+------------------------+------------------+ +; Node Name ; Output Port Name ; Output Port Type ; ++------------------------+------------------------+------------------+ +; |Lab_2_Assessment|d[0] ; |Lab_2_Assessment|d[0] ; out ; +; |Lab_2_Assessment|d[1] ; |Lab_2_Assessment|d[1] ; out ; +; |Lab_2_Assessment|d[2] ; |Lab_2_Assessment|d[2] ; out ; +; |Lab_2_Assessment|d[3] ; |Lab_2_Assessment|d[3] ; out ; ++------------------------+------------------------+------------------+ + + ++---------------------+ +; Simulator INI Usage ; ++--------+------------+ +; Option ; Usage ; ++--------+------------+ + + ++--------------------+ +; Simulator Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Simulator + Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition + Info: Processing started: Wed Feb 23 14:55:06 2022 +Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment +Info: Using vector source file "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.vwf" +Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled + Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements. +Info: Simulation partitioned into 1 sub-simulations +Info: Simulation coverage is 72.22 % +Info: Number of transitions in simulation is 64 +Info: Quartus II Simulator was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 150 megabytes + Info: Processing ended: Wed Feb 23 14:55:07 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.sof b/Assessments/Lab 2 Assessment/Lab_2_Assessment.sof new file mode 100644 index 0000000..8103f5b Binary files /dev/null and b/Assessments/Lab 2 Assessment/Lab_2_Assessment.sof differ diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.tan.summary b/Assessments/Lab 2 Assessment/Lab_2_Assessment.tan.summary new file mode 100644 index 0000000..58175d6 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.tan.summary @@ -0,0 +1,56 @@ +-------------------------------------------------------------------------------------- +Timing Analyzer Summary +-------------------------------------------------------------------------------------- + +Type : Worst-case tsu +Slack : N/A +Required Time : None +Actual Time : 1.000 ns +From : d[0] +To : q[0]~reg0 +From Clock : -- +To Clock : clock +Failed Paths : 0 + +Type : Worst-case tco +Slack : N/A +Required Time : None +Actual Time : 6.900 ns +From : q[0]~reg0 +To : q[0] +From Clock : clock +To Clock : -- +Failed Paths : 0 + +Type : Worst-case th +Slack : N/A +Required Time : None +Actual Time : 0.300 ns +From : load +To : q[2]~reg0 +From Clock : -- +To Clock : clock +Failed Paths : 0 + +Type : Clock Setup: 'clock' +Slack : N/A +Required Time : None +Actual Time : Restricted to 250.00 MHz ( period = 4.000 ns ) +From : q[1]~reg0 +To : q[2]~reg0 +From Clock : clock +To Clock : clock +Failed Paths : 0 + +Type : Total number of failed paths +Slack : +Required Time : +Actual Time : +From : +To : +From Clock : +To Clock : +Failed Paths : 0 + +-------------------------------------------------------------------------------------- + diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.v b/Assessments/Lab 2 Assessment/Lab_2_Assessment.v new file mode 100644 index 0000000..6488bfb --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.v @@ -0,0 +1,19 @@ +module Lab_2_Assessment(d, q, load, clock); + +input load, clock; +input [3:0] d; +output reg [3:0] q; + +always @(posedge clock) + + if (load) + q = d; + + else + begin + q[3] <= q[2]; + q[2] <= q[1]; + q[1] <= q[0]; + q[0] <= q[3]; + end +endmodule diff --git a/Assessments/Lab 2 Assessment/Lab_2_Assessment.vwf b/Assessments/Lab 2 Assessment/Lab_2_Assessment.vwf new file mode 100644 index 0000000..82272f6 --- /dev/null +++ b/Assessments/Lab 2 Assessment/Lab_2_Assessment.vwf @@ -0,0 +1,374 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ + +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ + +HEADER +{ + VERSION = 1; + TIME_UNIT = ns; + DATA_OFFSET = 0.0; + DATA_DURATION = 80.0; + SIMULATION_TIME = 0.0; + GRID_PHASE = 0.0; + GRID_PERIOD = 10.0; + GRID_DUTY_CYCLE = 50; +} + +SIGNAL("clock") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = INPUT; + PARENT = ""; +} + +SIGNAL("d") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = BUS; + WIDTH = 4; + LSB_INDEX = 0; + DIRECTION = INPUT; + PARENT = ""; +} + +SIGNAL("d[3]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = INPUT; + PARENT = "d"; +} + +SIGNAL("d[2]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = INPUT; + PARENT = "d"; +} + +SIGNAL("d[1]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = INPUT; + PARENT = "d"; +} + +SIGNAL("d[0]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = INPUT; + PARENT = "d"; +} + +SIGNAL("load") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = INPUT; + PARENT = ""; +} + +SIGNAL("q") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = BUS; + WIDTH = 4; + LSB_INDEX = 0; + DIRECTION = OUTPUT; + PARENT = ""; +} + +SIGNAL("q[3]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = OUTPUT; + PARENT = "q"; +} + +SIGNAL("q[2]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = OUTPUT; + PARENT = "q"; +} + +SIGNAL("q[1]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = OUTPUT; + PARENT = "q"; +} + +SIGNAL("q[0]") +{ + VALUE_TYPE = NINE_LEVEL_BIT; + SIGNAL_TYPE = SINGLE_BIT; + WIDTH = 1; + LSB_INDEX = -1; + DIRECTION = OUTPUT; + PARENT = "q"; +} + +TRANSITION_LIST("clock") +{ + NODE + { + REPEAT = 1; + NODE + { + REPEAT = 8; + LEVEL 0 FOR 5.0; + LEVEL 1 FOR 5.0; + } + } +} + +TRANSITION_LIST("d[3]") +{ + NODE + { + REPEAT = 1; + LEVEL 1 FOR 80.0; + } +} + +TRANSITION_LIST("d[2]") +{ + NODE + { + REPEAT = 1; + LEVEL 1 FOR 80.0; + } +} + +TRANSITION_LIST("d[1]") +{ + NODE + { + REPEAT = 1; + LEVEL 0 FOR 80.0; + } +} + +TRANSITION_LIST("d[0]") +{ + NODE + { + REPEAT = 1; + LEVEL 0 FOR 80.0; + } +} + +TRANSITION_LIST("load") +{ + NODE + { + REPEAT = 1; + LEVEL 1 FOR 10.0; + LEVEL 0 FOR 70.0; + } +} + +TRANSITION_LIST("q[3]") +{ + NODE + { + REPEAT = 1; + LEVEL X FOR 80.0; + } +} + +TRANSITION_LIST("q[2]") +{ + NODE + { + REPEAT = 1; + LEVEL X FOR 80.0; + } +} + +TRANSITION_LIST("q[1]") +{ + NODE + { + REPEAT = 1; + LEVEL X FOR 80.0; + } +} + +TRANSITION_LIST("q[0]") +{ + NODE + { + REPEAT = 1; + LEVEL X FOR 80.0; + } +} + +DISPLAY_LINE +{ + CHANNEL = "clock"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 0; + TREE_LEVEL = 0; +} + +DISPLAY_LINE +{ + CHANNEL = "d"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 1; + TREE_LEVEL = 0; + CHILDREN = 2, 3, 4, 5; +} + +DISPLAY_LINE +{ + CHANNEL = "d[3]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 2; + TREE_LEVEL = 1; + PARENT = 1; +} + +DISPLAY_LINE +{ + CHANNEL = "d[2]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 3; + TREE_LEVEL = 1; + PARENT = 1; +} + +DISPLAY_LINE +{ + CHANNEL = "d[1]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 4; + TREE_LEVEL = 1; + PARENT = 1; +} + +DISPLAY_LINE +{ + CHANNEL = "d[0]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 5; + TREE_LEVEL = 1; + PARENT = 1; +} + +DISPLAY_LINE +{ + CHANNEL = "load"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 6; + TREE_LEVEL = 0; +} + +DISPLAY_LINE +{ + CHANNEL = "q"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 7; + TREE_LEVEL = 0; + CHILDREN = 8, 9, 10, 11; +} + +DISPLAY_LINE +{ + CHANNEL = "q[3]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 8; + TREE_LEVEL = 1; + PARENT = 7; +} + +DISPLAY_LINE +{ + CHANNEL = "q[2]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 9; + TREE_LEVEL = 1; + PARENT = 7; +} + +DISPLAY_LINE +{ + CHANNEL = "q[1]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 10; + TREE_LEVEL = 1; + PARENT = 7; +} + +DISPLAY_LINE +{ + CHANNEL = "q[0]"; + EXPAND_STATUS = COLLAPSED; + RADIX = ASCII; + TREE_INDEX = 11; + TREE_LEVEL = 1; + PARENT = 7; +} + +TIME_BAR +{ + TIME = 12725; + MASTER = TRUE; +} +; diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.(0).cnf.cdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.(0).cnf.cdb new file mode 100644 index 0000000..506abdc Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.(0).cnf.cdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.(0).cnf.hdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.(0).cnf.hdb new file mode 100644 index 0000000..c28d04b Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.(0).cnf.hdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.asm.qmsg b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.asm.qmsg new file mode 100644 index 0000000..ef2d30b --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.asm.qmsg @@ -0,0 +1,5 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:50:03 2022 " "Info: Processing started: Wed Feb 23 14:50:03 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0} +{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" { } { } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0} +{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:50:03 2022 " "Info: Processing ended: Wed Feb 23 14:50:03 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0} diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cbx.xml b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cbx.xml new file mode 100644 index 0000000..815b060 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cbx.xml @@ -0,0 +1,5 @@ + + + + + diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.hdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.hdb new file mode 100644 index 0000000..bf4c48f Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.hdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.logdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.logdb new file mode 100644 index 0000000..d45424f --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.rdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.rdb new file mode 100644 index 0000000..ded029b Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.rdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.tdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.tdb new file mode 100644 index 0000000..9df4b6e Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp.tdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp0.ddb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp0.ddb new file mode 100644 index 0000000..c9d6124 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.cmp0.ddb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.db_info b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.db_info new file mode 100644 index 0000000..f597893 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.db_info @@ -0,0 +1,3 @@ +Quartus_Version = Version 8.1 Build 163 10/28/2008 SJ Web Edition +Version_Index = 151036672 +Creation_Time = Wed Feb 23 14:42:47 2022 diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.eda.qmsg b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.eda.qmsg new file mode 100644 index 0000000..5998295 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.eda.qmsg @@ -0,0 +1,6 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:50:06 2022 " "Info: Processing started: Wed Feb 23 14:50:06 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0} +{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Lab_2_Assessment.vo Lab_2_Assessment_v.sdo C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/simulation/custom/ simulation " "Info: Generated files \"Lab_2_Assessment.vo\" and \"Lab_2_Assessment_v.sdo\" in directory \"C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/simulation/custom/\" for EDA simulation tool" { } { } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0} +{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Lab_2_Assessment.vo Lab_2_Assessment_v.sdo C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/timing/custom/ timing analysis " "Info: Generated files \"Lab_2_Assessment.vo\" and \"Lab_2_Assessment_v.sdo\" in directory \"C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/timing/custom/\" for EDA timing analysis tool" { } { } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0} +{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:50:06 2022 " "Info: Processing ended: Wed Feb 23 14:50:06 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0} diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.eds_overflow b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.eds_overflow new file mode 100644 index 0000000..3cacc0b --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.eds_overflow @@ -0,0 +1 @@ +12 \ No newline at end of file diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fit.qmsg b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fit.qmsg new file mode 100644 index 0000000..577e6ce --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fit.qmsg @@ -0,0 +1,16 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:50:01 2022 " "Info: Processing started: Wed Feb 23 14:50:01 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0} +{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab_2_Assessment EPF10K30ETC144-1 " "Info: Automatically selected device EPF10K30ETC144-1 for design Lab_2_Assessment" { } { } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0} +{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" { } { } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0} +{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" { } { } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0} +{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" { } { } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" { } { } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" { } { } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" { } { } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} } { } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0} +{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" { } { } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0} +{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Feb 23 2022 14:50:01 " "Info: Started fitting attempt 1 on Wed Feb 23 2022 at 14:50:01" { } { } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1 Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:50:02 2022 " "Info: Processing ended: Wed Feb 23 14:50:02 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0} diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fnsim.cdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fnsim.cdb new file mode 100644 index 0000000..0bac127 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fnsim.cdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fnsim.hdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fnsim.hdb new file mode 100644 index 0000000..6f4672c Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.fnsim.hdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.hier_info b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.hier_info new file mode 100644 index 0000000..0ab5432 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.hier_info @@ -0,0 +1,19 @@ +|Lab_2_Assessment +d[0] => q~3.DATAB +d[1] => q~2.DATAB +d[2] => q~1.DATAB +d[3] => q~0.DATAB +q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE +q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE +q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE +q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE +load => q~3.OUTPUTSELECT +load => q~2.OUTPUTSELECT +load => q~1.OUTPUTSELECT +load => q~0.OUTPUTSELECT +clock => q[3]~reg0.CLK +clock => q[2]~reg0.CLK +clock => q[1]~reg0.CLK +clock => q[0]~reg0.CLK + + diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.hif b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.hif new file mode 100644 index 0000000..fcbd0e9 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.hif @@ -0,0 +1,61 @@ +Version 8.1 Build 163 10/28/2008 SJ Web Edition +21 +2996 +OFF +OFF +OFF +OFF +ON +ON +OFF +FV_OFF +Level2 +0 +0 +VRSM_ON +VHSM_ON +0 +-- Start Partition -- +-- End Partition -- +-- Start Library Paths -- +-- End Library Paths -- +-- Start VHDL Libraries -- +-- End VHDL Libraries -- +# entity +Lab_2_Assessment +# storage +db|Lab_2_Assessment.(0).cnf +db|Lab_2_Assessment.(0).cnf +# logic_option { +AUTO_RAM_RECOGNITION +ON +} +# case_sensitive +# source_file +Lab_2_Assessment.v +f72cc4cf31d96550ade8d044bbe46b9 +8 +# internal_option { +HDL_INITIAL_FANOUT_LIMIT +OFF +AUTO_RESOURCE_SHARING +OFF +AUTO_RAM_RECOGNITION +ON +AUTO_ROM_RECOGNITION +ON +IGNORE_VERILOG_INITIAL_CONSTRUCTS +OFF +VERILOG_CONSTANT_LOOP_LIMIT +5000 +VERILOG_NON_CONSTANT_LOOP_LIMIT +250 +} +# hierarchies { +| +} +# macro_sequence + +# end +# complete + \ No newline at end of file diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.cdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.cdb new file mode 100644 index 0000000..61af399 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.cdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.logdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.logdb new file mode 100644 index 0000000..d45424f --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.logdb @@ -0,0 +1 @@ +v1 diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.qmsg b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.qmsg new file mode 100644 index 0000000..37f1a97 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.map.qmsg @@ -0,0 +1,11 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:49:59 2022 " "Info: Processing started: Wed Feb 23 14:49:59 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0} +{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab_2_Assessment.v(7) " "Warning (10268): Verilog HDL information at Lab_2_Assessment.v(7): always construct contains both blocking and non-blocking assignments" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_2_Assessment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab_2_Assessment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_2_Assessment " "Info: Found entity 1: Lab_2_Assessment" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 1 -1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0} +{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" { } { } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0} +{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" { } { } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0} +{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" { } { } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0} +{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_2_Assessment " "Info: Elaborating entity \"Lab_2_Assessment\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0} +{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0} +{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:50:00 2022 " "Info: Processing ended: Wed Feb 23 14:50:00 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0} diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.pre_map.cdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.pre_map.cdb new file mode 100644 index 0000000..f8335f5 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.pre_map.cdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.pre_map.hdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.pre_map.hdb new file mode 100644 index 0000000..168e36c Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.pre_map.hdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv.hdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv.hdb new file mode 100644 index 0000000..259e693 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv.hdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv_sg.cdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv_sg.cdb new file mode 100644 index 0000000..7ed1398 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv_sg.cdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv_sg_swap.cdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv_sg_swap.cdb new file mode 100644 index 0000000..c69496c Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.rtlv_sg_swap.cdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sgdiff.cdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sgdiff.cdb new file mode 100644 index 0000000..1aa65df Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sgdiff.cdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sgdiff.hdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sgdiff.hdb new file mode 100644 index 0000000..30bb272 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sgdiff.hdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sim.qmsg b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sim.qmsg new file mode 100644 index 0000000..f4c46d6 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sim.qmsg @@ -0,0 +1,9 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:55:06 2022 " "Info: Processing started: Wed Feb 23 14:55:06 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0} +{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.vwf " "Info: Using vector source file \"C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.vwf\"" { } { } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0} +{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." { } { } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 0} } { } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 0} +{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" { } { } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 0} +{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" " 72.22 % " "Info: Simulation coverage is 72.22 %" { } { } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 0} +{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "64 " "Info: Number of transitions in simulation is 64" { } { } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:55:07 2022 " "Info: Processing ended: Wed Feb 23 14:55:07 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0} diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sim.rdb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sim.rdb new file mode 100644 index 0000000..ef92da9 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sim.rdb differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sld_design_entry.sci b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sld_design_entry.sci new file mode 100644 index 0000000..9ac620c Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sld_design_entry.sci differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sld_design_entry_dsc.sci b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sld_design_entry_dsc.sci new file mode 100644 index 0000000..2637afa Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sld_design_entry_dsc.sci differ diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.tan.qmsg b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.tan.qmsg new file mode 100644 index 0000000..8234513 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.tan.qmsg @@ -0,0 +1,11 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:50:05 2022 " "Info: Processing started: Wed Feb 23 14:50:05 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0} +{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0} +{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0} +{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 3 -1 0 } } { "c:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} } { } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0} +{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register q\[3\]~reg0 q\[0\]~reg0 250.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 250.0 MHz between source register \"q\[3\]~reg0\" and destination register \"q\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.0 ns 2.0 ns 4.0 ns " "Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.700 ns + Longest register register " "Info: + Longest register to register delay is 0.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[3\]~reg0 1 REG LC8_C17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C17; Fanout = 2; REG Node = 'q\[3\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 0.700 ns q\[0\]~reg0 2 REG LC7_C17 2 " "Info: 2: + IC(0.100 ns) + CELL(0.600 ns) = 0.700 ns; Loc. = LC7_C17; Fanout = 2; REG Node = 'q\[0\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { q[3]~reg0 q[0]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.600 ns ( 85.71 % ) " "Info: Total cell delay = 0.600 ns ( 85.71 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 14.29 % ) " "Info: Total interconnect delay = 0.100 ns ( 14.29 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { q[3]~reg0 q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "0.700 ns" { q[3]~reg0 {} q[0]~reg0 {} } { 0.000ns 0.100ns } { 0.000ns 0.600ns } "" } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clock 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clock'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 3 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns q\[0\]~reg0 2 REG LC7_C17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC7_C17; Fanout = 2; REG Node = 'q\[0\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clock 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clock'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 3 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns q\[3\]~reg0 2 REG LC8_C17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC8_C17; Fanout = 2; REG Node = 'q\[3\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clock q[3]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[3]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[3]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { q[3]~reg0 q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "0.700 ns" { q[3]~reg0 {} q[0]~reg0 {} } { 0.000ns 0.100ns } { 0.000ns 0.600ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[3]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { q[0]~reg0 {} } { } { } "" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0} +{ "Info" "ITDB_TSU_RESULT" "q\[3\]~reg0 d\[3\] clock 1.000 ns register " "Info: tsu for register \"q\[3\]~reg0\" (data pin = \"d\[3\]\", clock pin = \"clock\") is 1.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest pin register " "Info: + Longest pin to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns d\[3\] 1 PIN PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 1; PIN Node = 'd\[3\]'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 4 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.600 ns) 2.100 ns q\[3\]~reg0 2 REG LC8_C17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.600 ns) = 2.100 ns; Loc. = LC8_C17; Fanout = 2; REG Node = 'q\[3\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { d[3] q[3]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 90.48 % ) " "Info: Total cell delay = 1.900 ns ( 90.48 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 9.52 % ) " "Info: Total interconnect delay = 0.200 ns ( 9.52 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { d[3] q[3]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { d[3] {} d[3]~out {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.600ns } "" } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clock 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clock'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 3 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns q\[3\]~reg0 2 REG LC8_C17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC8_C17; Fanout = 2; REG Node = 'q\[3\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clock q[3]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[3]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { d[3] q[3]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { d[3] {} d[3]~out {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.600ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[3]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0} +{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[0\] q\[0\]~reg0 6.900 ns register " "Info: tco from clock \"clock\" to destination pin \"q\[0\]\" through register \"q\[0\]~reg0\" is 6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clock 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clock'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 3 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns q\[0\]~reg0 2 REG LC7_C17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC7_C17; Fanout = 2; REG Node = 'q\[0\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.100 ns + Longest register pin " "Info: + Longest register to pin delay is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[0\]~reg0 1 REG LC7_C17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C17; Fanout = 2; REG Node = 'q\[0\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(3.800 ns) 5.100 ns q\[0\] 2 PIN PIN_18 0 " "Info: 2: + IC(1.300 ns) + CELL(3.800 ns) = 5.100 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'q\[0\]'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 74.51 % ) " "Info: Total cell delay = 3.800 ns ( 74.51 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 25.49 % ) " "Info: Total interconnect delay = 1.300 ns ( 25.49 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { q[0]~reg0 {} q[0] {} } { 0.000ns 1.300ns } { 0.000ns 3.800ns } "" } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { q[0]~reg0 {} q[0] {} } { 0.000ns 1.300ns } { 0.000ns 3.800ns } "" } } } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0} +{ "Info" "ITDB_TH_RESULT" "q\[0\]~reg0 load clock 0.300 ns register " "Info: th for register \"q\[0\]~reg0\" (data pin = \"load\", clock pin = \"clock\") is 0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clock 1 CLK PIN_55 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 4; CLK Node = 'clock'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 3 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns q\[0\]~reg0 2 REG LC7_C17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC7_C17; Fanout = 2; REG Node = 'q\[0\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns load 1 PIN PIN_126 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 4; PIN Node = 'load'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 3 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.400 ns) 1.900 ns q\[0\]~reg0 2 REG LC7_C17 2 " "Info: 2: + IC(0.200 ns) + CELL(0.400 ns) = 1.900 ns; Loc. = LC7_C17; Fanout = 2; REG Node = 'q\[0\]~reg0'" { } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { load q[0]~reg0 } "NODE_NAME" } } { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 89.47 % ) " "Info: Total cell delay = 1.700 ns ( 89.47 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 10.53 % ) " "Info: Total interconnect delay = 0.200 ns ( 10.53 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { load q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { load {} load~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.400ns } "" } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clock q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clock {} clock~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { load q[0]~reg0 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { load {} load~out {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.400ns } "" } } } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1 Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:50:05 2022 " "Info: Processing ended: Wed Feb 23 14:50:05 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0} diff --git a/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.tis_db_list.ddb b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.tis_db_list.ddb new file mode 100644 index 0000000..31ab0f4 Binary files /dev/null and b/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.tis_db_list.ddb differ diff --git a/Assessments/Lab 2 Assessment/db/prev_cmp_Lab_2_Assessment.qmsg b/Assessments/Lab 2 Assessment/db/prev_cmp_Lab_2_Assessment.qmsg new file mode 100644 index 0000000..47964e5 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/prev_cmp_Lab_2_Assessment.qmsg @@ -0,0 +1,10 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:54:59 2022 " "Info: Processing started: Wed Feb 23 14:54:59 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Assessment -c Lab_2_Assessment --generate_functional_sim_netlist" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0} +{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab_2_Assessment.v(7) " "Warning (10268): Verilog HDL information at Lab_2_Assessment.v(7): always construct contains both blocking and non-blocking assignments" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 7 0 0 } } } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_2_Assessment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab_2_Assessment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_2_Assessment " "Info: Found entity 1: Lab_2_Assessment" { } { { "Lab_2_Assessment.v" "" { Text "C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.v" 1 -1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0} +{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" { } { } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0} +{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" { } { } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0} +{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" { } { } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0} +{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_2_Assessment " "Info: Elaborating entity \"Lab_2_Assessment\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0} +{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:54:59 2022 " "Info: Processing ended: Wed Feb 23 14:54:59 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0} diff --git a/Assessments/Lab 2 Assessment/db/wed.wsf b/Assessments/Lab 2 Assessment/db/wed.wsf new file mode 100644 index 0000000..215e1e6 --- /dev/null +++ b/Assessments/Lab 2 Assessment/db/wed.wsf @@ -0,0 +1,251 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ + +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ + +VECTOR("C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/db/Lab_2_Assessment.sim.cvwf") +{ + ZOOM{ + ZBEGIN = 0; + ZEND = 80000; + NUMERATOR = 668; + DENOMINATOR = 80000; + TOP_INDEX = 0; + } + CLOCK{ + PERIOD = 10000; + OFFSET = 0; + DUTY_CYCLE = 50; + } + RANDOM_VALUE{ + INTERVAL_TYPE = HALF_GRID; + } + LINE{ + SIGNAL = "clock"; + INDEX = 0; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d"; + INDEX = 1; + FORMAT = T; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[3]"; + INDEX = 2; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[2]"; + INDEX = 3; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[1]"; + INDEX = 4; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[0]"; + INDEX = 5; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "load"; + INDEX = 6; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q"; + INDEX = 7; + FORMAT = T; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[3]"; + INDEX = 8; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[2]"; + INDEX = 9; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[1]"; + INDEX = 10; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[0]"; + INDEX = 11; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } +} + +VECTOR("C:/Users/rafsa/OneDrive/Documents/CSE460 Labs/Assessments/Lab 2 Assessment/Lab_2_Assessment.vwf") +{ + ZOOM{ + ZBEGIN = 0; + ZEND = 80000; + NUMERATOR = 704; + DENOMINATOR = 80000; + TOP_INDEX = 0; + } + CLOCK{ + PERIOD = 10000; + OFFSET = 0; + DUTY_CYCLE = 50; + } + RANDOM_VALUE{ + INTERVAL_TYPE = HALF_GRID; + } + LINE{ + SIGNAL = "clock"; + INDEX = 0; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d"; + INDEX = 1; + FORMAT = T; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[3]"; + INDEX = 2; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[2]"; + INDEX = 3; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[1]"; + INDEX = 4; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "d[0]"; + INDEX = 5; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "load"; + INDEX = 6; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q"; + INDEX = 7; + FORMAT = T; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[3]"; + INDEX = 8; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[2]"; + INDEX = 9; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[1]"; + INDEX = 10; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } + LINE{ + SIGNAL = "q[0]"; + INDEX = 11; + FORMAT = E; + SCALE = 1; + VISIBLE = Y; + FLAG = N; + } +} diff --git a/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment.sft b/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment.sft new file mode 100644 index 0000000..97a3859 --- /dev/null +++ b/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment.sft @@ -0,0 +1,4 @@ +set tool_name "Custom Verilog HDL" +set corner_file_list { + {{"Slow Model"} {Lab_2_Assessment.vo Lab_2_Assessment_v.sdo}} +} diff --git a/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment.vo b/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment.vo new file mode 100644 index 0000000..6f0485f --- /dev/null +++ b/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment.vo @@ -0,0 +1,352 @@ +// Copyright (C) 1991-2008 Altera Corporation +// Your use of Altera Corporation's design tools, logic functions +// and other software and tools, and its AMPP partner logic +// functions, and any output files from any of the foregoing +// (including device programming or simulation files), and any +// associated documentation or information are expressly subject +// to the terms and conditions of the Altera Program License +// Subscription Agreement, Altera MegaCore Function License +// Agreement, or other applicable license agreement, including, +// without limitation, that your use is for the sole purpose of +// programming logic devices manufactured by Altera and sold by +// Altera or its authorized distributors. Please refer to the +// applicable agreement for further details. + +// VENDOR "Altera" +// PROGRAM "Quartus II" +// VERSION "Version 8.1 Build 163 10/28/2008 SJ Web Edition" + +// DATE "02/23/2022 14:50:06" + +// +// Device: Altera EPF10K30ETC144-1 Package TQFP144 +// + +// +// This Verilog file should be used for Custom Verilog HDL only +// + +`timescale 1 ps/ 1 ps + +module Lab_2_Assessment ( + d, + q, + load, + clock); +input [3:0] d; +output [3:0] q; +input load; +input clock; + +wire gnd = 1'b0; +wire vcc = 1'b1; + +tri1 devclrn; +tri1 devpor; +tri1 devoe; +// synopsys translate_off +initial $sdf_annotate("Lab_2_Assessment_v.sdo"); +// synopsys translate_on + +wire \load~dataout ; +wire \clock~dataout ; +wire \q[1]~reg0_regout ; +wire \q[2]~reg0_regout ; +wire \q[3]~reg0_regout ; +wire \q[0]~reg0_regout ; +wire [3:0] \d~dataout ; + + +// atom is at PIN_124 +flex10ke_io \d[0]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d~dataout [0]), + .padio(d[0])); +// synopsys translate_off +defparam \d[0]~I .feedback_mode = "from_pin"; +defparam \d[0]~I .operation_mode = "input"; +defparam \d[0]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_125 +flex10ke_io \d[3]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d~dataout [3]), + .padio(d[3])); +// synopsys translate_off +defparam \d[3]~I .feedback_mode = "from_pin"; +defparam \d[3]~I .operation_mode = "input"; +defparam \d[3]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_56 +flex10ke_io \d[2]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d~dataout [2]), + .padio(d[2])); +// synopsys translate_off +defparam \d[2]~I .feedback_mode = "from_pin"; +defparam \d[2]~I .operation_mode = "input"; +defparam \d[2]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_54 +flex10ke_io \d[1]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d~dataout [1]), + .padio(d[1])); +// synopsys translate_off +defparam \d[1]~I .feedback_mode = "from_pin"; +defparam \d[1]~I .operation_mode = "input"; +defparam \d[1]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_126 +flex10ke_io \load~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\load~dataout ), + .padio(load)); +// synopsys translate_off +defparam \load~I .feedback_mode = "from_pin"; +defparam \load~I .operation_mode = "input"; +defparam \load~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_55 +flex10ke_io \clock~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\clock~dataout ), + .padio(clock)); +// synopsys translate_off +defparam \clock~I .feedback_mode = "from_pin"; +defparam \clock~I .operation_mode = "input"; +defparam \clock~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at LC1_C17 +flex10ke_lcell \q[1]~reg0 ( +// Equation(s): +// \q[1]~reg0_regout = DFFEA(\load~dataout & \d~dataout [1] # !\load~dataout & (\q[0]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d~dataout [1]), + .datac(\q[0]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[1]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[1]~reg0 .clock_enable_mode = "false"; +defparam \q[1]~reg0 .lut_mask = "ccf0"; +defparam \q[1]~reg0 .operation_mode = "normal"; +defparam \q[1]~reg0 .output_mode = "reg_only"; +defparam \q[1]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at LC4_C17 +flex10ke_lcell \q[2]~reg0 ( +// Equation(s): +// \q[2]~reg0_regout = DFFEA(\load~dataout & \d~dataout [2] # !\load~dataout & (\q[1]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d~dataout [2]), + .datac(\q[1]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[2]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[2]~reg0 .clock_enable_mode = "false"; +defparam \q[2]~reg0 .lut_mask = "ccf0"; +defparam \q[2]~reg0 .operation_mode = "normal"; +defparam \q[2]~reg0 .output_mode = "reg_only"; +defparam \q[2]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at LC8_C17 +flex10ke_lcell \q[3]~reg0 ( +// Equation(s): +// \q[3]~reg0_regout = DFFEA(\load~dataout & \d~dataout [3] # !\load~dataout & (\q[2]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d~dataout [3]), + .datac(\q[2]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[3]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[3]~reg0 .clock_enable_mode = "false"; +defparam \q[3]~reg0 .lut_mask = "ccf0"; +defparam \q[3]~reg0 .operation_mode = "normal"; +defparam \q[3]~reg0 .output_mode = "reg_only"; +defparam \q[3]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at LC7_C17 +flex10ke_lcell \q[0]~reg0 ( +// Equation(s): +// \q[0]~reg0_regout = DFFEA(\load~dataout & \d~dataout [0] # !\load~dataout & (\q[3]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d~dataout [0]), + .datac(\q[3]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[0]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[0]~reg0 .clock_enable_mode = "false"; +defparam \q[0]~reg0 .lut_mask = "ccf0"; +defparam \q[0]~reg0 .operation_mode = "normal"; +defparam \q[0]~reg0 .output_mode = "reg_only"; +defparam \q[0]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at PIN_18 +flex10ke_io \q[0]~I ( + .datain(\q[0]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[0])); +// synopsys translate_off +defparam \q[0]~I .feedback_mode = "none"; +defparam \q[0]~I .operation_mode = "output"; +defparam \q[0]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_97 +flex10ke_io \q[1]~I ( + .datain(\q[1]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[1])); +// synopsys translate_off +defparam \q[1]~I .feedback_mode = "none"; +defparam \q[1]~I .operation_mode = "output"; +defparam \q[1]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_96 +flex10ke_io \q[2]~I ( + .datain(\q[2]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[2])); +// synopsys translate_off +defparam \q[2]~I .feedback_mode = "none"; +defparam \q[2]~I .operation_mode = "output"; +defparam \q[2]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_95 +flex10ke_io \q[3]~I ( + .datain(\q[3]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[3])); +// synopsys translate_off +defparam \q[3]~I .feedback_mode = "none"; +defparam \q[3]~I .operation_mode = "output"; +defparam \q[3]~I .reg_source_mode = "none"; +// synopsys translate_on + +endmodule diff --git a/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment_v.sdo b/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment_v.sdo new file mode 100644 index 0000000..de76dfd --- /dev/null +++ b/Assessments/Lab 2 Assessment/simulation/custom/Lab_2_Assessment_v.sdo @@ -0,0 +1,240 @@ +// Copyright (C) 1991-2008 Altera Corporation +// Your use of Altera Corporation's design tools, logic functions +// and other software and tools, and its AMPP partner logic +// functions, and any output files from any of the foregoing +// (including device programming or simulation files), and any +// associated documentation or information are expressly subject +// to the terms and conditions of the Altera Program License +// Subscription Agreement, Altera MegaCore Function License +// Agreement, or other applicable license agreement, including, +// without limitation, that your use is for the sole purpose of +// programming logic devices manufactured by Altera and sold by +// Altera or its authorized distributors. Please refer to the +// applicable agreement for further details. + + +// +// Device: Altera EPF10K30ETC144-1 Package TQFP144 +// + +// +// This SDF file should be used for Custom Verilog HDL only +// + +(DELAYFILE + (SDFVERSION "2.1") + (DESIGN "Lab_2_Assessment") + (DATE "02/23/2022 14:50:06") + (VENDOR "Altera") + (PROGRAM "Quartus II") + (VERSION "Version 8.1 Build 163 10/28/2008 SJ Web Edition") + (DIVIDER .) + (TIMESCALE 1 ps) + + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[0\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[3\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[2\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[1\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE load\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE clock\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[1\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[1\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[2\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[2\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[3\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[3\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[0\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[0\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[0\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (1300:1300:1300) (1300:1300:1300)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[1\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (900:900:900) (900:900:900)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[2\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (900:900:900) (900:900:900)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[3\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (1000:1000:1000) (1000:1000:1000)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) +) diff --git a/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment.vo b/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment.vo new file mode 100644 index 0000000..c5c2ae1 --- /dev/null +++ b/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment.vo @@ -0,0 +1,355 @@ +// Copyright (C) 1991-2008 Altera Corporation +// Your use of Altera Corporation's design tools, logic functions +// and other software and tools, and its AMPP partner logic +// functions, and any output files from any of the foregoing +// (including device programming or simulation files), and any +// associated documentation or information are expressly subject +// to the terms and conditions of the Altera Program License +// Subscription Agreement, Altera MegaCore Function License +// Agreement, or other applicable license agreement, including, +// without limitation, that your use is for the sole purpose of +// programming logic devices manufactured by Altera and sold by +// Altera or its authorized distributors. Please refer to the +// applicable agreement for further details. + +// VENDOR "Altera" +// PROGRAM "Quartus II" +// VERSION "Version 8.1 Build 163 10/28/2008 SJ Web Edition" + +// DATE "02/23/2022 14:50:06" + +// +// Device: Altera EPF10K30ETC144-1 Package TQFP144 +// + +// +// This Verilog file should be used for Custom Verilog HDL only +// + +`timescale 1 ps/ 1 ps + +module Lab_2_Assessment ( + d, + q, + load, + clock); +input [3:0] d; +output [3:0] q; +input load; +input clock; + +wire gnd = 1'b0; +wire vcc = 1'b1; + +tri1 devclrn; +tri1 devpor; +tri1 devoe; +// synopsys translate_off +initial $sdf_annotate("Lab_2_Assessment_v.sdo"); +// synopsys translate_on + +wire \d[0]~dataout ; +wire \d[3]~dataout ; +wire \d[2]~dataout ; +wire \d[1]~dataout ; +wire \load~dataout ; +wire \clock~dataout ; +wire \q[1]~reg0_regout ; +wire \q[2]~reg0_regout ; +wire \q[3]~reg0_regout ; +wire \q[0]~reg0_regout ; + + +// atom is at PIN_124 +flex10ke_io \d[0]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d[0]~dataout ), + .padio(d[0])); +// synopsys translate_off +defparam \d[0]~I .feedback_mode = "from_pin"; +defparam \d[0]~I .operation_mode = "input"; +defparam \d[0]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_125 +flex10ke_io \d[3]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d[3]~dataout ), + .padio(d[3])); +// synopsys translate_off +defparam \d[3]~I .feedback_mode = "from_pin"; +defparam \d[3]~I .operation_mode = "input"; +defparam \d[3]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_56 +flex10ke_io \d[2]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d[2]~dataout ), + .padio(d[2])); +// synopsys translate_off +defparam \d[2]~I .feedback_mode = "from_pin"; +defparam \d[2]~I .operation_mode = "input"; +defparam \d[2]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_54 +flex10ke_io \d[1]~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\d[1]~dataout ), + .padio(d[1])); +// synopsys translate_off +defparam \d[1]~I .feedback_mode = "from_pin"; +defparam \d[1]~I .operation_mode = "input"; +defparam \d[1]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_126 +flex10ke_io \load~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\load~dataout ), + .padio(load)); +// synopsys translate_off +defparam \load~I .feedback_mode = "from_pin"; +defparam \load~I .operation_mode = "input"; +defparam \load~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_55 +flex10ke_io \clock~I ( + .datain(gnd), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(gnd), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(\clock~dataout ), + .padio(clock)); +// synopsys translate_off +defparam \clock~I .feedback_mode = "from_pin"; +defparam \clock~I .operation_mode = "input"; +defparam \clock~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at LC1_C17 +flex10ke_lcell \q[1]~reg0 ( +// Equation(s): +// \q[1]~reg0_regout = DFFEA(\load~dataout & \d[1]~dataout # !\load~dataout & (\q[0]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d[1]~dataout ), + .datac(\q[0]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[1]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[1]~reg0 .clock_enable_mode = "false"; +defparam \q[1]~reg0 .lut_mask = "ccf0"; +defparam \q[1]~reg0 .operation_mode = "normal"; +defparam \q[1]~reg0 .output_mode = "reg_only"; +defparam \q[1]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at LC4_C17 +flex10ke_lcell \q[2]~reg0 ( +// Equation(s): +// \q[2]~reg0_regout = DFFEA(\load~dataout & \d[2]~dataout # !\load~dataout & (\q[1]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d[2]~dataout ), + .datac(\q[1]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[2]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[2]~reg0 .clock_enable_mode = "false"; +defparam \q[2]~reg0 .lut_mask = "ccf0"; +defparam \q[2]~reg0 .operation_mode = "normal"; +defparam \q[2]~reg0 .output_mode = "reg_only"; +defparam \q[2]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at LC8_C17 +flex10ke_lcell \q[3]~reg0 ( +// Equation(s): +// \q[3]~reg0_regout = DFFEA(\load~dataout & \d[3]~dataout # !\load~dataout & (\q[2]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d[3]~dataout ), + .datac(\q[2]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[3]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[3]~reg0 .clock_enable_mode = "false"; +defparam \q[3]~reg0 .lut_mask = "ccf0"; +defparam \q[3]~reg0 .operation_mode = "normal"; +defparam \q[3]~reg0 .output_mode = "reg_only"; +defparam \q[3]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at LC7_C17 +flex10ke_lcell \q[0]~reg0 ( +// Equation(s): +// \q[0]~reg0_regout = DFFEA(\load~dataout & \d[0]~dataout # !\load~dataout & (\q[3]~reg0_regout ), GLOBAL(\clock~dataout ), , , , , ) + + .dataa(vcc), + .datab(\d[0]~dataout ), + .datac(\q[3]~reg0_regout ), + .datad(\load~dataout ), + .aclr(gnd), + .aload(gnd), + .clk(\clock~dataout ), + .cin(gnd), + .cascin(vcc), + .devclrn(devclrn), + .devpor(devpor), + .combout(), + .regout(\q[0]~reg0_regout ), + .cout(), + .cascout()); +// synopsys translate_off +defparam \q[0]~reg0 .clock_enable_mode = "false"; +defparam \q[0]~reg0 .lut_mask = "ccf0"; +defparam \q[0]~reg0 .operation_mode = "normal"; +defparam \q[0]~reg0 .output_mode = "reg_only"; +defparam \q[0]~reg0 .packed_mode = "false"; +// synopsys translate_on + +// atom is at PIN_18 +flex10ke_io \q[0]~I ( + .datain(\q[0]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[0])); +// synopsys translate_off +defparam \q[0]~I .feedback_mode = "none"; +defparam \q[0]~I .operation_mode = "output"; +defparam \q[0]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_97 +flex10ke_io \q[1]~I ( + .datain(\q[1]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[1])); +// synopsys translate_off +defparam \q[1]~I .feedback_mode = "none"; +defparam \q[1]~I .operation_mode = "output"; +defparam \q[1]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_96 +flex10ke_io \q[2]~I ( + .datain(\q[2]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[2])); +// synopsys translate_off +defparam \q[2]~I .feedback_mode = "none"; +defparam \q[2]~I .operation_mode = "output"; +defparam \q[2]~I .reg_source_mode = "none"; +// synopsys translate_on + +// atom is at PIN_95 +flex10ke_io \q[3]~I ( + .datain(\q[3]~reg0_regout ), + .clk(gnd), + .ena(vcc), + .aclr(gnd), + .oe(vcc), + .devclrn(devclrn), + .devpor(devpor), + .devoe(devoe), + .dataout(), + .padio(q[3])); +// synopsys translate_off +defparam \q[3]~I .feedback_mode = "none"; +defparam \q[3]~I .operation_mode = "output"; +defparam \q[3]~I .reg_source_mode = "none"; +// synopsys translate_on + +endmodule diff --git a/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment_v.sdo b/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment_v.sdo new file mode 100644 index 0000000..de76dfd --- /dev/null +++ b/Assessments/Lab 2 Assessment/timing/custom/Lab_2_Assessment_v.sdo @@ -0,0 +1,240 @@ +// Copyright (C) 1991-2008 Altera Corporation +// Your use of Altera Corporation's design tools, logic functions +// and other software and tools, and its AMPP partner logic +// functions, and any output files from any of the foregoing +// (including device programming or simulation files), and any +// associated documentation or information are expressly subject +// to the terms and conditions of the Altera Program License +// Subscription Agreement, Altera MegaCore Function License +// Agreement, or other applicable license agreement, including, +// without limitation, that your use is for the sole purpose of +// programming logic devices manufactured by Altera and sold by +// Altera or its authorized distributors. Please refer to the +// applicable agreement for further details. + + +// +// Device: Altera EPF10K30ETC144-1 Package TQFP144 +// + +// +// This SDF file should be used for Custom Verilog HDL only +// + +(DELAYFILE + (SDFVERSION "2.1") + (DESIGN "Lab_2_Assessment") + (DATE "02/23/2022 14:50:06") + (VENDOR "Altera") + (PROGRAM "Quartus II") + (VERSION "Version 8.1 Build 163 10/28/2008 SJ Web Edition") + (DIVIDER .) + (TIMESCALE 1 ps) + + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[0\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[3\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[2\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE d\[1\]\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE load\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE clock\~I.inst1) + (DELAY + (ABSOLUTE + (IOPATH padio dataout (1300:1300:1300) (1300:1300:1300)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[1\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[1\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[2\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[2\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[3\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[3\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_lcell") + (INSTANCE q\[0\]\~reg0.lecomb) + (DELAY + (ABSOLUTE + (PORT datab (200:200:200) (200:200:200)) + (PORT datac (100:100:100) (100:100:100)) + (PORT datad (200:200:200) (200:200:200)) + (IOPATH datab regin (600:600:600) (600:600:600)) + (IOPATH datac regin (600:600:600) (600:600:600)) + (IOPATH datad regin (400:400:400) (400:400:400)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_lcell_register") + (INSTANCE q\[0\]\~reg0.lereg) + (DELAY + (ABSOLUTE + (PORT clk (200:200:200) (200:200:200)) + (IOPATH (posedge clk) regout (300:300:300) (300:300:300)) + ) + ) + (TIMINGCHECK + (SETUP datain (posedge clk) (400:400:400)) + (HOLD datain (posedge clk) (700:700:700)) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[0\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (1300:1300:1300) (1300:1300:1300)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[1\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (900:900:900) (900:900:900)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[2\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (900:900:900) (900:900:900)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) + (CELL + (CELLTYPE "flex10ke_asynch_io") + (INSTANCE q\[3\]\~I.inst1) + (DELAY + (ABSOLUTE + (PORT datain (1000:1000:1000) (1000:1000:1000)) + (IOPATH datain padio (3800:3800:3800) (3800:3800:3800)) + ) + ) + ) +)