{"payload":{"header_redesign_enabled":false,"results":[{"id":"779346351","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"SANGESH007/Digital-Soc-Design","hl_trunc_description":"This Repository contains the complete Soc Design of Picorv32a","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":779346351,"name":"Digital-Soc-Design","owner_id":77070030,"owner_login":"SANGESH007","updated_at":"2024-04-08T07:12:05.836Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASANGESH007%252FDigital-Soc-Design%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/SANGESH007/Digital-Soc-Design/star":{"post":"pxCmNpR6EuKvUIaueMb6Qd3VwAStSwDhzCsosTW5LH6ZLcXeQbsxfvIEh7DsX0FNQl0n-sGGYAskE9GFWNg48Q"},"/SANGESH007/Digital-Soc-Design/unstar":{"post":"MvROICDtE0FobkBRd-Za2XDNzKtgn5d_3PB0I0Sw2SZnDPSafVD6Dolp9NSxTVkEhQL8NGFXPZBdx012YDjS-A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"_p_muW6Xif0FocAzZR6qkJn3AJpMiwRD7jFxHHjdGOaxY71FSpZ3SYj_bkI6dDV0f9dPJUn0nD5ThdQgc2G6Xg"}}},"title":"Repository search results"}