{"payload":{"header_redesign_enabled":false,"results":[{"id":"282981542","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics","hl_trunc_description":"An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":282981542,"name":"8x8Multiplier-Using-Vedic-Mathematics","owner_id":53932260,"owner_login":"Saadia-Hassan","updated_at":"2020-07-27T18:31:00.311Z","has_issues":true}},"sponsorable":false,"topics":["simulation","synthesis","verilog-hdl","xilinx-ise","multiplier","adders","vedic-mathematics"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASaadia-Hassan%252F8x8Multiplier-Using-Vedic-Mathematics%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics/star":{"post":"Cne87yS3a70G5ljSBHbP6csyjMBkF2C_ish-Y_xJG7KJJeXtx_1NwUqKcu4Vry59Q885T8teUcWDpOrYww9nIQ"},"/Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics/unstar":{"post":"ne295AYmBTIVrCQcBVC-MboSdOqiXoKEVG_DCxIxWuJ78BzgHb-UvsLUBVOwLkenzbHpqwzXyKj7Y4TbW6EC7g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"kVp7p2rQXCdaVArU4J7gR9c1r1xL1zBg9JiliRF_heg8Key4VHzNZTU1BaIc8SXaNJPNySw4smnq8caAls_4zg"}}},"title":"Repository search results"}