-
Notifications
You must be signed in to change notification settings - Fork 6
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
FEATURE REQUEST: Unite multiple wires of a n-bit connection to one wire (Bus System) #16
Comments
There could be a class similar to WSeg that handles n bits. There should also be n-bit in-/ and outputs for custom object export. Also, there should be converters that take one n-bit wire as an input and output n one-bit connectors. To implement this, many parts of the code have to be adapted (load/save, etc.) and there must be a clear indication whether a wire is one- or n-bit. Also, in-/output pins have to indicate this, including how many bits they accept. Faulty connections, e.g. a 4-bit wire on a one-bit connector should be accepted. In this case, only the first bit would be transferred. If the pin accepts more bits than the wire delivers, the other bits should be zero. |
Bus System UpdateI am happy to announce that this feature is coming in the not-to-far future. Bus wires will be analogous to standard wires except they can handle multiple state bits. These bus wires are incompatible with normal wires and in/outputs but can be used for bus in/output transfer and be converted back to individual outputs. So far, I have developed the bus system with basic functions (no un/redo, saving etc. at this point) and created two new elements to convert bus signals to individual signals and back. Also, there is a version of the 7-segment display providing a bus input (see pics). The required bit width for the busses is detected automatically. Providing the possibility to create custom modules that include bus in-/or outputs could be harder... Configuration will happen in the "Modules" workspace, saved in the json files and accounted for in the custom module code. Currently, these features are not in a committable state but I will commit as soon as basic functionality is stable enough. |
Progress update for Bus development
Very pleased with the progress so far, I'm excited to test these features in actual builds! |
First bus system commit is out!Progress so far:
|
There are now new native decoder modules, that can be configured for bus I/O. |
In some editors, it's possible to not show every individual wire going in and out of registers etc. but summing them to one wire that transfers multiple bits. This can be very hard, espically handling the connections with custom objects and gates. Not a managable problem right now, but maybe in the far future.
The text was updated successfully, but these errors were encountered: