{"payload":{"header_redesign_enabled":false,"results":[{"id":"122419443","archived":false,"color":"#DAE1C2","followers":4,"has_funding_file":false,"hl_name":"Terminatorjjjjj/NTUEE-DCLAB-Materials","hl_trunc_description":"This repo is the lab materials for NTUEE DCLAB (<a href=\"http://dclab.ee.ntu.edu.tw\" rel=\"nofollow\">http://dclab.ee.ntu.edu.tw</a>).","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":122419443,"name":"NTUEE-DCLAB-Materials","owner_id":17978791,"owner_login":"Terminatorjjjjj","updated_at":"2019-10-26T07:09:39.956Z","has_issues":true}},"sponsorable":false,"topics":["altera-fpga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ATerminatorjjjjj%252FNTUEE-DCLAB-Materials%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Terminatorjjjjj/NTUEE-DCLAB-Materials/star":{"post":"QokgIkJxprfhoPkwKC8tQLcSvRDZ5vnpEqt5SIBRenYxkm5Bb7jGsuTo2Li7H8AyhwwZ9GOVwvkvw2-KBYR7kg"},"/Terminatorjjjjj/NTUEE-DCLAB-Materials/unstar":{"post":"m-zRCPpVOqpNT6x-6iqgaGhhSWlDCJV-AgjSN_wty6tZ8yUtmkh2lPy1OBTXoog6mpwcOc-aqZzNHQ5GAOHkqw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7-zY9q_odWbzfSkjkr3Tz5sbRutZkX4RPI6_hl1yXX5L_T8jp_C16Ofpx09JNEoB8eU_bGhcVr4M98gbTrJ5lg"}}},"title":"Repository search results"}