You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
In C ++ on qt there is such a feature: shading the code in the
ifdef
…
else
…
endif
block branch if the parameter is not defined. Would be very useful on Verilog/SystemVerilog for large projects, with hundreds / thousands of parameters in different project files.
Underline the include files if they are not found;
Ability to open include files by Ctrl + Click on hover.
ctrl + click on any variable in the code throws it to the place of its declaration.
When connecting submodules, if you put (or already stand between the brackets, it will display a pop-up menu with possible signals
How can I contact the author of the SystemVerilog / Verilog plugin?
The text was updated successfully, but these errors were encountered:
In C ++ on qt there is such a feature: shading the code in the
ifdef
…
else
…
endif
block branch if the parameter is not defined. Would be very useful on Verilog/SystemVerilog for large projects, with hundreds / thousands of parameters in different project files.
Underline the include files if they are not found;
Ability to open include files by Ctrl + Click on hover.
ctrl + click on any variable in the code throws it to the place of its declaration.
When connecting submodules, if you put (or already stand between the brackets, it will display a pop-up menu with possible signals
How can I contact the author of the SystemVerilog / Verilog plugin?
The text was updated successfully, but these errors were encountered: