{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":655343984,"defaultBranch":"main","name":"LSM-Compactron3000","ownerLogin":"VMois","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-06-18T16:02:36.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/15694232?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1703437974.0","currentOid":""},"activityList":{"items":[{"before":"d8b7b95e6a3419457a30823b23a55014b5ec5b99","after":"7f63262f6865733436c5210156dc141b8cc3b642","ref":"refs/heads/main","pushedAt":"2023-12-24T17:55:54.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Add Zenodo DOI","shortMessageHtmlLink":"Add Zenodo DOI"}},{"before":"2036abe964e3d31b575ff8a89ad1c9b43d961154","after":null,"ref":"refs/heads/new-docs","pushedAt":"2023-12-24T17:01:58.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"}},{"before":"3226134f87832f2308ebbecbf8d036484dd22be0","after":"d8b7b95e6a3419457a30823b23a55014b5ec5b99","ref":"refs/heads/main","pushedAt":"2023-12-24T17:01:54.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Update README, add final thesis","shortMessageHtmlLink":"Update README, add final thesis"}},{"before":null,"after":"2036abe964e3d31b575ff8a89ad1c9b43d961154","ref":"refs/heads/new-docs","pushedAt":"2023-12-24T16:59:39.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Update README, add final thesis","shortMessageHtmlLink":"Update README, add final thesis"}},{"before":"3cf32165ffa62bdb5c67477defde46206de15900","after":null,"ref":"refs/heads/cu-vivado","pushedAt":"2023-12-24T13:19:28.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"}},{"before":"e678fb0503beaf38880471e690b2728a1912f1b8","after":"3226134f87832f2308ebbecbf8d036484dd22be0","ref":"refs/heads/main","pushedAt":"2023-12-24T13:19:16.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Update Vivado project and IP","shortMessageHtmlLink":"Update Vivado project and IP"}},{"before":"2b0f7bd8da7e21f3152cbbf0c2be6f89f28ca77b","after":"3cf32165ffa62bdb5c67477defde46206de15900","ref":"refs/heads/cu-vivado","pushedAt":"2023-12-24T13:18:34.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Update Vivado project and IP","shortMessageHtmlLink":"Update Vivado project and IP"}},{"before":"5d3368d4d8210c319a56740f8efe37a2e8e3c056","after":"e678fb0503beaf38880471e690b2728a1912f1b8","ref":"refs/heads/main","pushedAt":"2023-12-24T13:14:37.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Use reg in Merger to determine if last row is loaded\n\n- before we had a direct connection to Key Buffer; now with reg we can improve our timing","shortMessageHtmlLink":"Use reg in Merger to determine if last row is loaded"}},{"before":"06c3b5371dd921492dfbe3f00ab3d89282870f3c","after":"2b0f7bd8da7e21f3152cbbf0c2be6f89f28ca77b","ref":"refs/heads/cu-vivado","pushedAt":"2023-11-27T17:03:20.000Z","pushType":"push","commitsCount":9,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Update Vivado project and IP","shortMessageHtmlLink":"Update Vivado project and IP"}},{"before":null,"after":"76eb7f5e8f9eba0a21b000f7a045a0c168fe0256","ref":"refs/heads/fix-timing-issues","pushedAt":"2023-11-27T13:57:26.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Use reg in Merger to determine if last row is loaded\n\n- before we had a direct connection to Key Buffer; now with reg we can improve our timing","shortMessageHtmlLink":"Use reg in Merger to determine if last row is loaded"}},{"before":"dfc68c1db87cb8d1d0e4cf6ac43a4c448c4eed5b","after":null,"ref":"refs/heads/add-benchmark-code","pushedAt":"2023-11-27T13:36:02.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"}},{"before":"8e72db21b6afa73a8524c656d6ae8c8600bac9a4","after":"5d3368d4d8210c319a56740f8efe37a2e8e3c056","ref":"refs/heads/main","pushedAt":"2023-11-27T13:35:56.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Generate more benchmark data","shortMessageHtmlLink":"Generate more benchmark data"}},{"before":null,"after":"dfc68c1db87cb8d1d0e4cf6ac43a4c448c4eed5b","ref":"refs/heads/add-benchmark-code","pushedAt":"2023-11-25T17:25:29.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Generate more benchmark data","shortMessageHtmlLink":"Generate more benchmark data"}},{"before":"3159e2281974965402b90e30676c7793ef9612ee","after":"8e72db21b6afa73a8524c656d6ae8c8600bac9a4","ref":"refs/heads/main","pushedAt":"2023-11-24T12:09:36.000Z","pushType":"pr_merge","commitsCount":7,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Generate TopCompactionUnit Verilog based on a few previous commits","shortMessageHtmlLink":"Generate TopCompactionUnit Verilog based on a few previous commits"}},{"before":"f90853e5a7db222fa412099b4cdad69075d22fbe","after":"082f365e2ef0a1dc3da19241378dbb4e4ab0647e","ref":"refs/heads/lower-resource-usage","pushedAt":"2023-11-24T12:07:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Generate TopCompactionUnit Verilog based on a few previous commits","shortMessageHtmlLink":"Generate TopCompactionUnit Verilog based on a few previous commits"}},{"before":"9006dc96b60c7a5b65dc27e68f6598dc3ce61aad","after":"f90853e5a7db222fa412099b4cdad69075d22fbe","ref":"refs/heads/lower-resource-usage","pushedAt":"2023-11-24T12:05:16.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Add longer test for CompactionUnitSpec","shortMessageHtmlLink":"Add longer test for CompactionUnitSpec"}},{"before":"28fb0ced2eb6a357c5188bdee7bf913ade011d39","after":"9006dc96b60c7a5b65dc27e68f6598dc3ce61aad","ref":"refs/heads/lower-resource-usage","pushedAt":"2023-11-24T11:23:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Fix Merger, reset lastKeyChunks","shortMessageHtmlLink":"Fix Merger, reset lastKeyChunks"}},{"before":null,"after":"06c3b5371dd921492dfbe3f00ab3d89282870f3c","ref":"refs/heads/cu-vivado","pushedAt":"2023-11-22T18:14:50.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Setup CompactionUnit in Vivado","shortMessageHtmlLink":"Setup CompactionUnit in Vivado"}},{"before":"f9a4426790114cf3b6322374189dabda5c9c46d1","after":"28fb0ced2eb6a357c5188bdee7bf913ade011d39","ref":"refs/heads/lower-resource-usage","pushedAt":"2023-11-22T14:40:10.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Use registers for outputs in Merger to reduce chain of combinational logic and improve timing","shortMessageHtmlLink":"Use registers for outputs in Merger to reduce chain of combinational …"}},{"before":"03931a67fbe7f6c39ecf90f57c86b58afdaccefb","after":"f9a4426790114cf3b6322374189dabda5c9c46d1","ref":"refs/heads/lower-resource-usage","pushedAt":"2023-11-22T13:11:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Force usage of BRAM in generated Verilog","shortMessageHtmlLink":"Force usage of BRAM in generated Verilog"}},{"before":null,"after":"03931a67fbe7f6c39ecf90f57c86b58afdaccefb","ref":"refs/heads/lower-resource-usage","pushedAt":"2023-11-22T12:10:18.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Reduce value and metadata sizes to lower resource utilization on hardware\n\nFor some reasons Vivado cannot recognize BRAM modules and fails because of resources overuse.\nEasy solution for now is to reduce sizes and amount of items we can hold in the buffers.","shortMessageHtmlLink":"Reduce value and metadata sizes to lower resource utilization on hard…"}},{"before":"33cde0b4a072cf3b0ecf28c4fb3406a50456cc43","after":"3159e2281974965402b90e30676c7793ef9612ee","ref":"refs/heads/main","pushedAt":"2023-11-22T11:52:28.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Fix AXI Lite mappings in generated Verilog for ControlAdapter","shortMessageHtmlLink":"Fix AXI Lite mappings in generated Verilog for ControlAdapter"}},{"before":null,"after":"8acc25fff4641ea982e0d7f76351c365135a6276","ref":"refs/heads/fix-controladapter","pushedAt":"2023-11-22T11:52:07.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Fix AXI Lite mappings in generated Verilog for ControlAdapter","shortMessageHtmlLink":"Fix AXI Lite mappings in generated Verilog for ControlAdapter"}},{"before":"60e6ad674daa5f3df1dc80049fdba292fc195c5b","after":null,"ref":"refs/heads/test-code","pushedAt":"2023-11-22T10:01:33.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"}},{"before":"34130605f4cfd88830e0984a0a07b487a2d2fbfe","after":"33cde0b4a072cf3b0ecf28c4fb3406a50456cc43","ref":"refs/heads/main","pushedAt":"2023-11-22T10:01:28.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Remove dummyKvPairFifo C code testing file","shortMessageHtmlLink":"Remove dummyKvPairFifo C code testing file"}},{"before":"dccbfdf6197a4b1ffbbf7d01713339f5dabb14fd","after":"60e6ad674daa5f3df1dc80049fdba292fc195c5b","ref":"refs/heads/test-code","pushedAt":"2023-11-22T09:59:22.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Remove dummyKvPairFifo C code testing file","shortMessageHtmlLink":"Remove dummyKvPairFifo C code testing file"}},{"before":"a834a472c4356c69f20b59474942ee5321ecebd1","after":"dccbfdf6197a4b1ffbbf7d01713339f5dabb14fd","ref":"refs/heads/test-code","pushedAt":"2023-11-16T23:22:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Add README for software tests","shortMessageHtmlLink":"Add README for software tests"}},{"before":null,"after":"a834a472c4356c69f20b59474942ee5321ecebd1","ref":"refs/heads/test-code","pushedAt":"2023-11-16T23:21:06.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Generate SSTable data and generate C file from it","shortMessageHtmlLink":"Generate SSTable data and generate C file from it"}},{"before":"f4cab3e90f335c3e75a25fb499427aaa35ef008d","after":null,"ref":"refs/heads/add-compaction-unit","pushedAt":"2023-11-16T18:46:38.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"}},{"before":"bc61e59fd7eb8ca0630f22205cd75d4d9a90b2f8","after":"34130605f4cfd88830e0984a0a07b487a2d2fbfe","ref":"refs/heads/main","pushedAt":"2023-11-16T18:46:35.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"VMois","name":"Vladyslav Moisieienkov","path":"/VMois","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15694232?s=80&v=4"},"commit":{"message":"Replace DummyKvFifo verilog module with TopCompactionUnit verilog\n\n- automatically generate TopCompactionUnit inside CompactionUnit IP folder\n- use target FPGA when generating Verilog the same as with DummyKvFifo module","shortMessageHtmlLink":"Replace DummyKvFifo verilog module with TopCompactionUnit verilog"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMi0yNFQxNzo1NTo1NC4wMDAwMDBazwAAAAPRVkmz","startCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMi0yNFQxNzo1NTo1NC4wMDAwMDBazwAAAAPRVkmz","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMS0xNlQxODo0NjozNS4wMDAwMDBazwAAAAOw9a2E"}},"title":"Activity · VMois/LSM-Compactron3000"}