{"payload":{"header_redesign_enabled":false,"results":[{"id":"509366849","archived":false,"color":"#b2b7f8","followers":4,"has_funding_file":false,"hl_name":"Visheshanagu2894/riscv","hl_trunc_description":"RISC-V 32IM - Dobby SOC","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":509366849,"name":"riscv","owner_id":95451102,"owner_login":"Visheshanagu2894","updated_at":"2022-07-01T07:49:26.874Z","has_issues":true}},"sponsorable":false,"topics":["pipeline","riscv32","booths-algorithm","risc-v-assembly","single-cycle-processor","risc-v32im"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":111,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AVisheshanagu2894%252Friscv%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Visheshanagu2894/riscv/star":{"post":"hKN5jM0AbgI_xIh9MKz5CTpwj3qSUlLMiFODFI0BjwWfQKSdfql6YnVjZz36r_mPJR9T88uTNGNgm7cHJutm6Q"},"/Visheshanagu2894/riscv/unstar":{"post":"F4fIgmI1fEbS4E0jxeyP0U7BA0jj6Y2oG7ULfhLdpiqNhTCNEyxxcY42BbzO3HHSYcmsp8a1WM3G59eiBbFftg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"SiBf2Z_gM6cWlSjEeeV3H9ukVKMU4ZbKXTLr1l1uFJITvVztaUVWy4o4NJSqppCUbHKqZnrSI-FaIzkY_m7nKQ"}}},"title":"Repository search results"}