{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":599501640,"defaultBranch":"master","name":"riscv-isa-sim","ownerLogin":"WWeiying","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2023-02-09T09:18:52.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/83147883?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1675934340.68694","currentOid":""},"activityList":{"items":[{"before":"3f556d66e286bb41fe3013b2ece39c08c696b3fc","after":"2e816f23cba244abe9201ba22dc2b4a891e63264","ref":"refs/heads/master","pushedAt":"2024-09-13T11:49:11.000Z","pushType":"push","commitsCount":19,"pusher":{"login":"WWeiying","name":"WWeiying","path":"/WWeiying","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/83147883?s=80&v=4"},"commit":{"message":"Merge pull request #1796 from cyyself/tmp_mcountinhibit\n\nadd support for mcountinhibit CSR","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2499553998\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-isa-sim/issues/1796\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-isa-sim/pull/1796/hovercard\" href=\"https://github.com/riscv-software-src/riscv-isa-sim/pull/1796\">riscv-software-src#1796</a> from cyyself/tmp_mcountinh…"}},{"before":"3427b459f88d2334368a1abbdf5a3000957f08e8","after":"3f556d66e286bb41fe3013b2ece39c08c696b3fc","ref":"refs/heads/master","pushedAt":"2024-08-30T03:12:46.000Z","pushType":"push","commitsCount":237,"pusher":{"login":"WWeiying","name":"WWeiying","path":"/WWeiying","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/83147883?s=80&v=4"},"commit":{"message":"Merge pull request #1791 from YenHaoChen/pr-pm\n\npointer masking: Always apply sstatus.MXR regardless of effective V","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2493742252\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-isa-sim/issues/1791\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-isa-sim/pull/1791/hovercard\" href=\"https://github.com/riscv-software-src/riscv-isa-sim/pull/1791\">riscv-software-src#1791</a> from YenHaoChen/pr-pm"}},{"before":"d527f1e4df711af07f3a20a478aa187d7146feb1","after":"3427b459f88d2334368a1abbdf5a3000957f08e8","ref":"refs/heads/master","pushedAt":"2024-03-28T08:43:13.000Z","pushType":"push","commitsCount":17,"pusher":{"login":"WWeiying","name":"WWeiying","path":"/WWeiying","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/83147883?s=80&v=4"},"commit":{"message":"Merge pull request #1632 from YenHaoChen/pr-scontext\n\nNarrow scontext.data length to 32","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2205041695\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-isa-sim/issues/1632\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-isa-sim/pull/1632/hovercard\" href=\"https://github.com/riscv-software-src/riscv-isa-sim/pull/1632\">riscv-software-src#1632</a> from YenHaoChen/pr-scontext"}},{"before":"e7d6aff19a071a059f1b9c2328ee4dac83bc677a","after":"d527f1e4df711af07f3a20a478aa187d7146feb1","ref":"refs/heads/master","pushedAt":"2024-03-19T14:17:28.000Z","pushType":"push","commitsCount":456,"pusher":{"login":"WWeiying","name":"WWeiying","path":"/WWeiying","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/83147883?s=80&v=4"},"commit":{"message":"Merge pull request #1624 from rbuchner-aril/rbuchner/iss1623\n\nUpdate vcompress.vm to not write vstart with 0 upon completion","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2180876472\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-isa-sim/issues/1624\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-isa-sim/pull/1624/hovercard\" href=\"https://github.com/riscv-software-src/riscv-isa-sim/pull/1624\">riscv-software-src#1624</a> from rbuchner-aril/rbuchne…"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEtWzKNgA","startCursor":null,"endCursor":null}},"title":"Activity · WWeiying/riscv-isa-sim"}