{"payload":{"header_redesign_enabled":false,"results":[{"id":"410775470","archived":false,"color":"#b2b7f8","followers":70,"has_funding_file":false,"hl_name":"WangXuan95/UniPlug-FPGA","hl_trunc_description":"一个FPGA核心板设计，体积小、低成本、易用、扩展性强。","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":410775470,"name":"UniPlug-FPGA","owner_id":20251744,"owner_login":"WangXuan95","updated_at":"2023-09-14T12:08:13.045Z","has_issues":true}},"sponsorable":false,"topics":["fpga","pcb","cyclone-iv","development-board","ep4ce6"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AWangXuan95%252FUniPlug-FPGA%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/WangXuan95/UniPlug-FPGA/star":{"post":"RnZy7KnmkUs0bI6RYjM0smtqyJfbVrSPMXu7tpvr0OXPHsw0Ya2XOrfE9TPYI-GHQYIhmqJ5s23loydnQmG2fA"},"/WangXuan95/UniPlug-FPGA/unstar":{"post":"1wVoU3PVsv69HBZvM4YMQwcDjFj_6YVXz57V0byWlXpmUU6-DRTJ72cqZNQtJ4izMBCP-eE_GoBz4mNY5EhQdw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"qgAamiW_pDwT_zG4HutAq6BLEpcczqp9Iayq7P_DnFVr49gw6XE374MlT7rvKClr-rMCC2jfnfz57oNXUg8v6w"}}},"title":"Repository search results"}