Skip to content

Latest commit

 

History

History
11 lines (8 loc) · 645 Bytes

README.md

File metadata and controls

11 lines (8 loc) · 645 Bytes

Gateware for the WCH-Tech CH569 High Speed Parallel Interface (HSPI)

This package provides gateware to communicate with the High Speed Parallel Interface of the WCH-Tech CH569 USB3 Super Speed chip. The gateware is written in amaranth HDL and can be easily converted into Verilog, if necessary.

Both, transmitter and receiver cores are provided, using a simple stream-like interface.

image image