-
Notifications
You must be signed in to change notification settings - Fork 18
/
f2803xpwmdac_PM.h
executable file
·201 lines (179 loc) · 10.1 KB
/
f2803xpwmdac_PM.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
/* ==================================================================================
File name: F2803XPWMDAC_PM.H
Originator: Digital Control Systems Group
Texas Instruments
Description:
Header file containing data type, object, macro definitions and initializers
This file is specific to "DRV8301" kit and configure PWM 4A, 5A, 6A & PWM 6B as DAC pins
Target: TMS320F280x family
=====================================================================================
History:
-------------------------------------------------------------------------------------
02-07-2010 Version 1.0
------------------------------------------------------------------------------------*/
#ifndef __F280X_PWMDAC_H__
#define __F280X_PWMDAC_H__
#include "f2803xbmsk.h"
/*----------------------------------------------------------------------------
Initialization constant for the F280X Time-Base Control Registers for PWM Generation.
Sets up the timer to run free upon emulation suspend, count up-down mode
prescaler 1.
----------------------------------------------------------------------------*/
#define PWMDAC_INIT_STATE ( FREE_RUN_FLAG + \
PRDLD_IMMEDIATE + \
TIMER_CNT_UPDN + \
HSPCLKDIV_PRESCALE_X_1 + \
CLKDIV_PRESCALE_X_1 + \
PHSDIR_CNT_UP + \
CNTLD_DISABLE )
/*----------------------------------------------------------------------------
Initialization constant for the F280X Compare Control Register.
----------------------------------------------------------------------------*/
#define PWMDAC_CMPCTL_INIT_STATE ( LOADAMODE_ZRO + \
LOADBMODE_ZRO + \
SHDWAMODE_SHADOW + \
SHDWBMODE_SHADOW )
/*----------------------------------------------------------------------------
Initialization constant for the F280X Action Qualifier Output A Register.
----------------------------------------------------------------------------*/
#define PWMDAC_AQCTLA_INIT_STATE ( CAD_SET + CAU_CLEAR )
#define PWMDAC_AQCTLB_INIT_STATE ( CBD_SET + CBU_CLEAR )
/*----------------------------------------------------------------------------
Initialization constant for the F280X Dead-Band Generator registers for PWM Generation.
Sets up the dead band for PWMDAC and sets up dead band values.
----------------------------------------------------------------------------*/
#define PWMDAC_DBCTL_INIT_STATE BP_DISABLE
/*----------------------------------------------------------------------------
Initialization constant for the F280X PWM Chopper Control register for PWM Generation.
----------------------------------------------------------------------------*/
#define PWMDAC_PCCTL_INIT_STATE CHPEN_DISABLE
/*----------------------------------------------------------------------------
Initialization constant for the F280X Trip Zone Select Register
----------------------------------------------------------------------------*/
#define PWMDAC_TZSEL_INIT_STATE DISABLE_TZSEL
/*----------------------------------------------------------------------------
Initialization constant for the F280X Trip Zone Control Register
----------------------------------------------------------------------------*/
#define PWMDAC_TZCTL_INIT_STATE ( TZA_HI_Z + TZB_HI_Z + \
DCAEVT1_HI_Z + DCAEVT2_HI_Z + \
DCBEVT1_HI_Z + DCBEVT2_HI_Z )
/*-----------------------------------------------------------------------------
Define the structure of the PWMDAC Driver Object
-----------------------------------------------------------------------------*/
typedef struct {
int16 *PwmDacInPointer0; // Input: Pointer to source data output on PWMDAC channel 0
int16 *PwmDacInPointer1; // Input: Pointer to source data output on PWMDAC channel 1
int16 *PwmDacInPointer2; // Input: Pointer to source data output on PWMDAC channel 2
int16 *PwmDacInPointer3; // Input: Pointer to source data output on PWMDAC channel 3
Uint16 PeriodMax; // Parameter: PWMDAC half period in number of clocks (Q0)
} PWMDAC ;
/*-----------------------------------------------------------------------------
Define a PWMDAC_handle
-----------------------------------------------------------------------------*/
typedef PWMDAC *PWMDAC_handle;
/*------------------------------------------------------------------------------
Default Initializers for the F280X PWMGEN Object
------------------------------------------------------------------------------*/
#define F280X_PWMDAC_DEFAULTS { (int16 *)0x300, \
(int16 *)0x300, \
(int16 *)0x300, \
(int16 *)0x300, \
500, \
}
#define PWMDAC_DEFAULTS F280X_PWMDAC_DEFAULTS
/*------------------------------------------------------------------------------
PWMDAC Init & PWMDAC Update Macro Definitions
------------------------------------------------------------------------------*/
#define PWMDAC_INIT_MACRO(v) \
\
/* Setup Sync*/ \
EPwm5Regs.TBCTL.bit.SYNCOSEL = 0; /* Pass through*/ \
EPwm6Regs.TBCTL.bit.SYNCOSEL = 0; /* Pass through*/ \
EPwm4Regs.TBCTL.bit.SYNCOSEL = 0; /* Pass through*/ \
\
/* Allow each timer to be sync'ed*/ \
EPwm5Regs.TBCTL.bit.PHSEN = 1; \
EPwm6Regs.TBCTL.bit.PHSEN = 1; \
EPwm4Regs.TBCTL.bit.PHSEN = 1; \
\
/* Init Timer-Base Period Register for EPWM6*/ \
EPwm5Regs.TBPRD = v.PeriodMax; \
EPwm6Regs.TBPRD = v.PeriodMax; \
EPwm4Regs.TBPRD = v.PeriodMax; \
\
/* Init Timer-Base Phase Register for EPWM6*/ \
EPwm5Regs.TBPHS.half.TBPHS = 0; \
EPwm6Regs.TBPHS.half.TBPHS = 0; \
EPwm4Regs.TBPHS.half.TBPHS = 0; \
\
/* Init Timer-Base Control Register for EPWM6*/ \
EPwm5Regs.TBCTL.all = PWMDAC_INIT_STATE; \
EPwm6Regs.TBCTL.all = PWMDAC_INIT_STATE; \
EPwm4Regs.TBCTL.all = PWMDAC_INIT_STATE; \
\
/* Init Compare Control Register for EPWM6*/ \
EPwm5Regs.CMPCTL.all = PWMDAC_CMPCTL_INIT_STATE; \
EPwm6Regs.CMPCTL.all = PWMDAC_CMPCTL_INIT_STATE; \
EPwm4Regs.CMPCTL.all = PWMDAC_CMPCTL_INIT_STATE; \
\
/* Init Action Qualifier Output A Register for EPWM6*/ \
EPwm5Regs.AQCTLA.all = PWMDAC_AQCTLA_INIT_STATE; \
EPwm6Regs.AQCTLA.all = PWMDAC_AQCTLA_INIT_STATE; \
EPwm6Regs.AQCTLB.all = PWMDAC_AQCTLB_INIT_STATE; \
EPwm4Regs.AQCTLA.all = PWMDAC_AQCTLA_INIT_STATE; \
\
/* Init Dead-Band Generator Control Register for EPWM6*/ \
EPwm5Regs.DBCTL.all = PWMDAC_DBCTL_INIT_STATE; \
EPwm6Regs.DBCTL.all = PWMDAC_DBCTL_INIT_STATE; \
EPwm4Regs.DBCTL.all = PWMDAC_DBCTL_INIT_STATE; \
\
/* Init PWM Chopper Control Register for EPWM6*/ \
EPwm5Regs.PCCTL.all = PWMDAC_PCCTL_INIT_STATE; \
EPwm6Regs.PCCTL.all = PWMDAC_PCCTL_INIT_STATE; \
EPwm4Regs.PCCTL.all = PWMDAC_PCCTL_INIT_STATE; \
\
\
EALLOW; /* Enable EALLOW */ \
\
/* Init Trip Zone Select Register*/ \
EPwm5Regs.TZSEL.all = PWMDAC_TZSEL_INIT_STATE; \
EPwm6Regs.TZSEL.all = PWMDAC_TZSEL_INIT_STATE; \
EPwm4Regs.TZSEL.all = PWMDAC_TZSEL_INIT_STATE; \
\
/* Init Trip Zone Control Register*/ \
EPwm5Regs.TZCTL.all = PWMDAC_TZCTL_INIT_STATE; \
EPwm6Regs.TZCTL.all = PWMDAC_TZCTL_INIT_STATE; \
EPwm4Regs.TZCTL.all = PWMDAC_TZCTL_INIT_STATE; \
\
/* Setting 4A, 5A, 6A & 6B EPWMs as DAC output pins*/ \
\
GpioCtrlRegs.GPAMUX1.bit.GPIO8 = 1; /* EPWM5A pin*/ \
GpioCtrlRegs.GPAMUX1.bit.GPIO10 = 1; /* EPWM6A pin*/ \
GpioCtrlRegs.GPAMUX1.bit.GPIO11 = 1; /* EPWM6B pin*/ \
GpioCtrlRegs.GPAMUX1.bit.GPIO6 = 1; /* EPWM4A pin*/ \
\
EDIS; /* Disable EALLOW*/
int32 TmpD;
#define PWMDAC_MACRO(v) \
\
/* Update Timer-Base period Registers*/ \
EPwm5Regs.TBPRD = v.PeriodMax; \
EPwm6Regs.TBPRD = v.PeriodMax; \
EPwm4Regs.TBPRD = v.PeriodMax; \
\
/* Compute the compare A (Q0) from the EPWM6 A duty cycle ratio (Q15)*/ \
TmpD = (int32)v.PeriodMax*(int32)(*v.PwmDacInPointer0); /* Q15 = Q0*Q15*/ \
EPwm6Regs.CMPA.half.CMPA = (int16)(TmpD>>16) + (int16)(v.PeriodMax>>1); /* Q0 = (Q15->Q0)/2 + (Q0/2)*/ \
\
/* Compute the compare B (Q0) from the EPWM6 B duty cycle ratio (Q15)*/ \
TmpD = (int32)v.PeriodMax*(int32)(*v.PwmDacInPointer1); /* Q15 = Q0*Q15*/ \
EPwm6Regs.CMPB = (int16)(TmpD>>16) + (int16)(v.PeriodMax>>1); /* Q0 = (Q15->Q0)/2 + (Q0/2)*/ \
\
/* Compute the compare A (Q0) from the EPWM5 A duty cycle ratio (Q15)*/ \
TmpD = (int32)v.PeriodMax*(int32)(*v.PwmDacInPointer2); /* Q15 = Q0*Q15*/ \
EPwm5Regs.CMPA.half.CMPA = (int16)(TmpD>>16) + (int16)(v.PeriodMax>>1); /* Q0 = (Q15->Q0)/2 + (Q0/2)*/ \
\
/* Compute the compare A (Q0) from the EPWM5 A duty cycle ratio (Q15)*/ \
TmpD = (int32)v.PeriodMax*(int32)(*v.PwmDacInPointer3); /* Q15 = Q0*Q15*/ \
EPwm4Regs.CMPA.half.CMPA = (int16)(TmpD>>16) + (int16)(v.PeriodMax>>1); /* Q0 = (Q15->Q0)/2 + (Q0/2)*/
#endif // __F280X_PWMDAC_H__