-
Notifications
You must be signed in to change notification settings - Fork 2
/
7.fpu.lst
944 lines (930 loc) · 98.3 KB
/
7.fpu.lst
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
A64 Hacking Guide. Part 2
=========================
(c) Groupoid Infinity
A64: R0-R30 -- general purpose registers (63..0: Xn, 31..0: Wn)
R31 -- zero register (63..0)
SP -- stack pointer (63..0)
PC -- program counter (63..0)
NEON: V0-V31 -- FPU/SIMD registers (127..0: Qn, 63..0: Dn, 31..0: Sn, 15..0: Hn, 7..0: Bn)
FPCR,FPSR -- FPU/SIMD status registers (63..0)
SVE: Z0-Z31 -- SVE registers (2047..0, ..., 127..0: Qn, 63..0: Dn, 31..0: Sn, 15..0: Hn, 7..0: Bn)
P0-P15 -- SVE predicate registers (255..0, ..., 15..0)
FFR -- SVE first fault register (63..0)
A64 Instruction Format
----------------------
+---------------------= 32/64-bit
|
| 1 1 1 1 --------= NEON Scalar
| 0 1 1 1 --------= NEON Vector
| | | | |
| | | | |
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
+-------------+ +-------------+ +-------------+ +-------------+
| MSB | | | | | | LSB |
+-------------+ +-------------+ +-------------+ +-------------+
NEON FPU/SIMD Instruction Format
--------------------------------
| No | 31-21 | 20-16: Rm | F | 14-10: Ra | 9-5: Rn | 4-0: Rd | Description
+----+-----------------------+-----------+---+-----------+-----------+-----------+-------------------
| 01 | s q x t t t t z y r w | Rm | x | x x x x x | Rn | Rd | % 3-way REG:
| 02 | s q x t t t t z y r w | a b c d e | x | x x x x x | f g h i j | Rd | % 1-way REG:
| 03 | 0 q 0 0 1 1 1 0 0 0 0 | imm5 | x | x x x x x | Rn | Rd | % 2-way REG IMM:
| 04 | 1 1 0 0 1 1 1 0 0 0 0 | Rm | 0 | Ra | Rn | Rd | % 4-way REG:
| 05 | 0 q 1 0 1 1 1 0 0 0 0 | Rm | 0 | imm4 | 0 | Rn | Rd | % 3-way REG IMM:
NEON FPU/SIMD Opcodes Table
---------------------------
| 01 | 0 1 0 1 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 1 1 1 0 | Rn | Rd | % C7.2.001 ABS Vd, Vn
| 02 | 0 q 0 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 1 1 1 0 | Rn | Rd | % C7.2.001 ABS Vd.T, Vn.T
| 03 | 0 1 0 1 1 1 1 0 s s 1 | Rm | 1 | 0 0 0 0 1 | Rn | Rd | % C7.2 002 ADD Vd, Vn, Vm
| 04 | 0 q 0 0 1 1 1 0 s s 1 | Rm | 1 | 0 0 0 0 1 | Rn | Rd | % C7.2 002 ADD Vd.T, Vn.T, Vm.T
| 05 | 0 q 0 0 1 1 1 0 s s 1 | Rm | 0 | 1 0 0 0 0 | Rn | Rd | % C7.2.003 ADDHN/ADDHN2 Vd.Tb, Vn.Ta, Vm.Ta
| 06 | 0 1 0 1 1 1 1 0 s s 1 | 1 1 0 0 0 | 1 | 0 1 1 1 0 | Rn | Rd | % C7.2.004 ADDP Vd, Vn.T
| 07 | 0 q 0 0 1 1 1 0 s s 1 | Rm | 1 | 0 1 1 1 1 | Rn | Rd | % C7.2.005 ADDP Vd.T, Vn.T, Vm.T
| 08 | 0 q 0 0 1 1 1 0 s s 1 | 1 1 0 0 0 | 1 | 0 1 1 1 0 | Rn | Rd | % C7.2.006 ADDV Vd, Vn.T
| 09 | 0 1 0 0 1 1 1 0 0 0 1 | 0 1 0 0 0 | 0 | 1 0 1 1 0 | Rn | Rd | % C7.2.007 AESD Vd.16B, Vn.16B
| 0A | 0 1 0 0 1 1 1 0 0 0 1 | 0 1 0 0 0 | 0 | 1 0 0 1 0 | Rn | Rd | % C7.2.008 AESE Vd.16B, Vn.16B
| 0B | 0 1 0 0 1 1 1 0 0 0 1 | 0 1 0 0 0 | 0 | 1 1 1 1 0 | Rn | Rd | % C7.2.009 AESIMC Vd.16B, Vn.16B
| 0C | 0 1 0 0 1 1 1 0 0 0 1 | 0 1 0 0 0 | 0 | 1 1 0 1 0 | Rn | Rd | % C7.2.010 AESMC Vd.16B, Vn.16B
| 0D | 0 q 0 0 1 1 1 0 0 0 1 | Rm | 0 | 0 0 1 1 1 | Rn | Rd | % C7.2.011 AND Vd.T, Vn.T, Vm.T
| 0E | 1 1 0 0 1 1 1 0 0 0 1 | Rm | 0 | Ra | Rn | Rd | % C7.2.012 BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B
| 0F | 0 0 0 1 1 1 1 0 0 1 1 | 0 0 0 1 1 | 0 | 1 0 0 0 0 | Rn | Rd | % C7.2.013 BFCVT Hd, Sn
| 10 | 0 q 0 0 1 1 1 0 1 0 1 | 0 0 0 0 1 | 0 | 1 1 0 1 0 | Rn | Rd | % C7.2.014 BFCVTN/BFCVTN2 Vd.Ta, Vn.4S
| 11 | 0 q 0 0 1 1 1 1 1 0 L | Rm | 1 | 1 1 1 H 0 | Rn | Rd | % C7.2.015 BFDOT Vd.Ta, Vn.Tb, Vm.2Hi
| 12 | 0 q 1 0 1 1 1 0 0 1 0 | Rm | 1 | 1 1 1 1 1 | Rn | Rd | % C7.2.016 BFDOT Vd.Ta, Vn.Tb, Vm.Tb
| 13 | 0 q 0 0 1 1 1 1 1 1 L | M | Rm4 | 1 | 1 1 1 H 0 | Rn | Rd | % C7.2.017 BFMLALB/BFMLALT Vd.4S, Vn.8H, Vm.Hi
| 14 | 0 q 1 0 1 1 1 0 1 1 0 | Rm | 1 | 1 1 1 1 1 | Rn | Rd | % C7.2.018 BFMLALB/BFMLALT Vd.4S, Vn.8H, Vm.8H
| 15 | 0 1 1 0 1 1 1 0 0 1 0 | Rm | 1 | 1 1 0 1 1 | Rn | Rd | % C7.2.019 BFMMLA Vd.4S, Vn.8H, Vm.8H
| 16 | 0 q 1 0 1 1 1 1 0 0 0 | 0 0 a b c | x | x x 1 0 1 | d e f g h | Rd | % C7.2.020 BIC Vd.T, imm8, LSL amount
| 17 | 0 q 0 0 1 1 1 1 0 1 0 | Rm | 0 | 0 0 1 1 1 | Rn | Rd | % C7.2.021 BIC Vd.T, Vn.T, Vm.T
| 18 | 0 q 1 0 1 1 1 1 1 1 1 | Rm | 0 | 0 0 1 1 1 | Rn | Rd | % C7.2.022 BIF Vd.T, Vn.T, Vm.T
| 19 | 0 q 1 0 1 1 1 0 1 0 1 | Rm | 0 | 0 0 1 1 1 | Rn | Rd | % C7.2.023 BIT Vd.T, Vn.T, Vm.T
| 1A | 0 q 1 0 1 1 1 0 0 1 1 | Rm | 0 | 0 0 1 1 1 | Rn | Rd | % C7.2.024 BSL Vd.T, Vn.T, Vm.T
| 1B | 0 q 0 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 0 | 1 0 0 1 0 | Rn | Rd | % C7.2.025 CLS Vd.T, Vn.T
| 1C | 0 q 1 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 0 | 1 0 0 1 0 | Rn | Rd | % C7.2.026 CLZ Vd.T, Vn.T
| 1D | 0 1 1 1 1 1 1 0 s s 1 | Rm | 1 | 1 0 0 1 1 | Rn | Rd | % C7.2.027 CMEQ Vd, Vn, Vm
| 1E | 0 q 1 0 1 1 1 0 s s 1 | Rm | 1 | 1 0 0 1 1 | Rn | Rd | % C7.2.027 CMEQ Vd.T, Vn.T, Vm.T
| 1F | 0 1 0 1 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 1 0 0 1 1 | Rn | Rd | % C7.2.028 CMEQ Vd, Vn, #0
| 20 | 0 q 0 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 1 0 0 1 1 | Rn | Rd | % C7.2.028 CMEQ Vd.T, Vn.T, #0
| 21 | 0 q 0 1 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 1 1 | Rn | Rd | % C7.2.029 CMGE Vd, Vn, Vm
| 22 | 0 1 0 1 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 1 1 | Rn | Rd | % C7.2.029 CMGE Vd.T, Vn.T, Vm.T
| 23 | 0 1 1 1 1 1 1 0 s s 1 | Rm | 1 | 0 0 0 1 0 | Rn | Rd | % C7.2.030 CMGE Vd, Vn, #0
| 24 | 0 q 1 0 1 1 1 0 s s 1 | Rm | 1 | 0 0 0 1 0 | Rn | Rd | % C7.2.030 CMGE Vd.T, Vn.T, #0
| 25 | 0 1 0 1 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 0 1 | Rn | Rd | % C7.2.031 CMGT Vd, Vn, Vm
| 26 | 0 q 0 0 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 0 1 | Rn | Rd | % C7.2.031 CMGT Vd.T, Vn.T, Vm.T
| 27 | 0 1 0 1 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 0 0 1 0 | Rn | Rd | % C7.2.032 CMGT Vd, Vn, #0
| 28 | 0 q 0 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 0 0 1 0 | Rn | Rd | % C7.2.032 CMGT Vd.T, Vn.T, #0
| 29 | 0 1 1 1 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 0 1 | Rn | Rd | % C7.2.033 CMHI Vd, Vn, Vm
| 2A | 0 q 1 0 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 0 1 | Rn | Rd | % C7.2.033 CMHI Vd.T, Vn.T, Vm.T
| 2B | 0 1 1 1 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 1 1 | Rn | Rd | % C7.2.034 CMHS Vd, Vn, Vm
| 2C | 0 q 1 0 1 1 1 0 s s 1 | Rm | 0 | 0 1 1 1 1 | Rn | Rd | % C7.2.034 CMHS Vd.T, Vn.T, Vm.T
| 2D | 0 1 1 1 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 0 1 1 0 | Rn | Rd | % C7.2.035 CMLE Vd, Vn, #0
| 2E | 0 q 1 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 0 1 1 0 | Rn | Rd | % C7.2.035 CMLE Vd.T, Vn.T, #0
| 2F | 0 1 0 1 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 1 0 1 0 | Rn | Rd | % C7.2.036 CMLT Vd, Vn, #0
| 30 | 0 q 0 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 1 0 1 0 | Rn | Rd | % C7.2.036 CMLT Vd.T, Vn.T, #0
| 31 | 0 1 0 1 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 0 0 1 1 | Rn | Rd | % C7.2.037 CMTST Vd, Vn, #0
| 32 | 0 q 0 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 0 0 0 1 1 | Rn | Rd | % C7.2.037 CMTST Vd.T, Vn.T, #0
| 33 | 0 q 0 0 1 1 1 0 s s 1 | 0 0 0 0 0 | 1 | 1 0 1 1 0 | Rn | Rd | % C7.2.038 CNT Vd.T, Vn.T
| 34 | 0 1 0 1 1 1 1 0 0 0 0 | imm5 | 0 | 0 0 0 0 1 | Rn | Rd | % C7.2.039 DUP Vd, Vn.Ti
| 34 | 0 q 0 0 1 1 1 0 0 0 0 | imm5 | 0 | 0 0 0 0 1 | Rn | Rd | % C7.2.039 DUP Vd.T, Vn.Tsi
| 36 | 0 q 0 0 1 1 1 0 0 0 0 | imm5 | 0 | 0 0 0 1 1 | Rn | Rd | % C7.2.040 DUP Vd.T, Rn
| 37 | 0 q 1 0 1 1 1 0 0 0 1 | Rm | 0 | 0 0 1 1 1 | Rn | Rd | % C7.2.041 EOR Vd.T, Vn.T, Vm.T
| 38 | 1 1 0 0 1 1 1 0 0 0 0 | Rm | 0 | Ra | Rn | Rd | % C7.2.042 EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B (SHA3)
| 39 | 0 q 1 0 1 1 1 0 0 0 0 | Rm | 0 | imm4 | 0 | Rn | Rd | % C7.2.043 EXT Vd.T, Vn.T, Vm.T, #i
| 3A | 0 1 1 1 1 1 1 0 1 1 0 | Rm | 0 | 0 0 1 0 1 | Rn | Rd | % C7.2.044 FABD Hd, Hn, Hm
| 3B | 0 1 1 1 1 1 1 0 1 s 1 | Rm | 1 | 1 0 1 0 1 | Rn | Rd | % C7.2.044 FABD Vd, Vn, Vm
| 3C | 0 q 1 0 1 1 1 0 1 1 0 | Rm | 0 | 0 0 1 0 1 | Rn | Rd | % C7.2.044 FABD Vd.T, Vn.T, Vm.T
| 3D | 0 q 1 0 1 1 1 0 1 s 0 | Rm | 1 | 1 0 1 0 1 | Rn | Rd | % C7.2.044 FABD Vd.T, Vn.T, Vm.T
| 3E | 0 q 0 0 1 1 1 0 1 1 1 | 1 1 0 0 0 | 1 | 1 1 1 1 0 | Rn | Rd | % C7.2.045 FABS Vd.T, Vn.T
| 3F | 0 q 0 0 1 1 1 0 1 s 1 | 0 0 0 0 0 | 1 | 1 1 1 1 0 | Rn | Rd | % C7.2.045 FABS Vd.T, Vn.T
| 40 | 0 0 0 1 1 1 1 0 t t 1 | 0 0 0 0 0 | 1 | 1 0 0 0 0 | Rn | Rd | % C7.2.046 FABS Hd, Hm
| 41 | 0 1 1 1 1 1 1 0 0 1 0 | Rm | 0 | 0 1 0 1 1 | Rn | Rd | % C7.2.047 FACGE Hd, Hn, Hm
| 42 | 0 1 1 1 1 1 1 0 0 s 0 | Rm | 1 | 1 1 0 1 1 | Rn | Rd | % C7.2.047 FACGE Vd, Vn, Vm
| 43 | 0 q 1 0 1 1 1 0 0 1 0 | Rm | 0 | 0 1 0 1 1 | Rn | Rd | % C7.2.047 FACGE Vd.T, Vn.T, Vm.T
| 44 | 0 q 1 0 1 1 1 0 0 s 1 | Rm | 1 | 1 1 0 1 1 | Rn | Rd | % C7.2.047 FACGE Vd.T, Vn.T, Vm.T
| 45 | 0 1 1 1 1 1 1 0 1 1 0 | Rm | 1 | 1 0 0 0 0 | Rn | Rd | % C7.2.048 FACGT Hd, Hn, Hm
| 46 | 0 1 1 1 1 1 1 0 1 s 1 | Rm | 1 | 1 1 0 1 1 | Rn | Rd | % C7.2.048 FACGT Vd, Vn, Vm
| 47 | 0 q 1 0 1 1 1 0 1 1 0 | Rm | 0 | 0 1 0 1 1 | Rn | Rd | % C7.2.048 FACGT Vd.T, Vn.T, Vm.T
| 48 | 0 q 1 0 1 1 1 0 1 s 1 | Rm | 1 | 1 1 0 1 1 | Rn | Rd | % C7.2.048 FACGT Vd.T, Vn.T, Vm.T
| 49 | 0 q 0 0 1 1 1 0 0 1 0 | Rm | 0 | 0 0 1 0 1 | Rn | Rd | % C7.2.049 FADD Vd.T, Vn.T, Vm.T
| 4A | 0 q 0 0 1 1 1 0 0 s 1 | Rm | 1 | 1 0 1 0 1 | Rn | Rd | % C7.2.049 FADD Vd.T, Vn.T, Vm.T
| 4B | 0 0 0 1 1 1 1 0 t t 1 | Rm | 0 | 0 1 0 1 0 | Rn | Rd | % C7.2.050 FADD Hd, Hn, Hm
| 4C | 0 1 0 1 1 1 1 0 0 s 1 | 1 0 0 0 0 | 1 | 1 0 1 1 0 | Rn | Rd | % C7.2.051 FADDP Vd.T, Vn.T
| 4D | 0 1 1 1 1 1 1 0 0 s 1 | 1 0 0 0 0 | 1 | 1 0 1 1 0 | Rn | Rd | % C7.2.051 FADDP Vd.T, Vn.T
| 4E | 0 q 1 0 1 1 1 0 0 1 0 | Rm | 0 | 0 0 1 0 1 | Rn | Rd | % C7.2.052 FADDP Vd.T, Vn.T, Vm.T
| 4F | 0 q 1 0 1 1 1 0 0 s 1 | Rm | 1 | 1 0 1 0 1 | Rn | Rd | % C7.2.052 FADDP Vd.T, Vn.T, Vm.T
| 50 | 0 q 1 0 1 1 1 0 0 s 1 | Rm | 1 | 1 0 1 0 1 | Rn | Rd | % C7.2.052 FADDP Vd.T, Vn.T, Vm.T
| 51 | 0 q 1 0 1 1 1 0 s s 0 | Rm | 1 | 1 1 r 0 1 | Rn | Rd | % C7.2.053 FCADD Vd.T, Vn.T, Vm.T, #rotate
| 52 | 0 0 0 1 1 1 1 0 t t 1 | Rm | c | c c c 0 1 | Rn | 0 n z c v | % C7.2.054 FCCMP Hd, Hn, #nzcv, #cccc
| 53 | 0 0 0 1 1 1 1 0 t t 1 | Rm | c | c c c 0 1 | Rn | 1 n z c v | % C7.2.055 FCCMPE Hd, Hn, #nzcv, #cccc
| 54 | 0 1 0 1 1 1 1 0 0 1 0 | Rm | 0 | 0 1 0 0 1 | Rn | Rd | % C7.2.056 FCMEQ Hd, Hn, Hm
| 55 | 0 1 0 1 1 1 1 0 0 s 1 | Rm | 1 | 1 1 0 0 1 | Rn | Rd | % C7.2.056 FCMEQ Vd, Vn, Vm
| 56 | 0 q 0 0 1 1 1 0 0 1 0 | Rm | 0 | 0 1 0 0 1 | Rn | Rd | % C7.2.056 FCMEQ Vd.T, Vn.T, Vm.T
| 57 | 0 q 0 0 1 1 1 0 0 s 1 | Rm | 1 | 1 1 0 0 1 | Rn | Rd | % C7.2.056 FCMEQ Vd.T, Vn.T, Vm.T
| 58 | 0 1 0 1 1 1 1 0 1 1 1 | 1 1 0 0 0 | 1 | 1 0 1 1 0 | Rn | Rd | % C7.2.057 FCMEQ Hd, Hn, #0
| 59 | 0 1 0 1 1 1 1 0 1 s 1 | 1 0 0 0 0 | 1 | 1 0 1 1 0 | Rn | Rd | % C7.2.057 FCMEQ Vd, Vn, #0
| 5A | 0 q 0 0 1 1 1 0 1 1 1 | 1 1 0 0 0 | 1 | 1 0 1 1 0 | Rn | Rd | % C7.2.057 FCMEQ Vd.T, Vn.T, #0
| 5B | 0 q 0 0 1 1 1 0 1 s 1 | 1 0 0 0 0 | 1 | 1 0 1 1 0 | Rn | Rd | % C7.2.057 FCMEQ Vd.T, Vn.T, #0
| 5C | 0 1 1 1 1 1 1 0 0 1 0 | Rm | 0 | 0 1 0 0 1 | Rn | Rd | % C7.2.058 FCMGE Hd, Hn, Hm
| 5D | 0 1 1 1 1 1 1 0 0 s 1 | Rm | 1 | 1 1 0 0 1 | Rn | Rd | % C7.2.058 FCMGE Vd, Vn, Vm
| 5E | 0 q 1 0 1 1 1 0 0 1 0 | Rm | 0 | 0 1 0 0 1 | Rn | Rd | % C7.2.058 FCMGE Vd.T, Vn.T, Vm.T
| 5F | 0 q 1 0 1 1 1 0 0 s 1 | Rm | 1 | 1 1 0 0 1 | Rn | Rd | % C7.2.058 FCMGE Vd.T, Vn.T, Vm.T
| 60 | 0 1 1 1 1 1 1 0 1 1 1 | 1 1 0 0 0 | 1 | 1 0 0 1 0 | Rn | Rd | % C7.2.059 FCMGE Hd, Hn, #0
| 61 | 0 1 1 1 1 1 1 0 1 s 1 | 1 0 0 0 0 | 1 | 1 0 0 1 0 | Rn | Rd | % C7.2.059 FCMGE Vd, Vn, #0
| 62 | 0 q 1 0 1 1 1 0 1 1 1 | 1 1 0 0 0 | 1 | 1 0 0 1 0 | Rn | Rd | % C7.2.059 FCMGE Vd.T, Vn.T, #0
| 63 | 0 q 1 0 1 1 1 0 1 s 1 | 1 0 0 0 0 | 1 | 1 0 0 1 0 | Rn | Rd | % C7.2.059 FCMGE Vd.T, Vn.T, #0
| 0 1 1 1 1 1 1 0 1 1 0 | Rm | 0 | 0 1 0 0 1 | Rn | Rd | % FCMGT Hd, Hn, Hm
| 0 1 1 1 1 1 1 0 1 s 1 | Rm | 1 | 1 1 0 0 1 | Rn | Rd | % FCMGT Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|1|1 0|Rm |0 0|1 0|0|1|Rn |Rd | % FCMGT Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|1|s|1|Rm |1 1 1 0|0|1|Rn |Rd | % FCMGT Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 0|1|1 1 1 1 0 0|0 1 1 0|0|1 0|Rn |Rd | % FCMGT Hd, Hn, #0.0
|0 1|0|1 1 1 1 0|1|s|1 0 0 0 0|0 1 1 0|0|1 0|Rn |Rd | % FCMGT Vd, Vn, #0.0
|0|Q|0|0 1 1 1 0|1|1 1 1 1 0 0|0 1 1 0|0|1 0|Rn |Rd | % FCMGT Vd.T, Vn.T, #0.0
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|0 1 1 0|0|1 0|Rn |Rd | % FCMGT Vd.T, Vn.T, #0.0
|0|Q|1|0 1 1 1 0|siz|0|Rm |1|1 0|rot|1|Rn |Rd | % FCMLA Vd.T, Vn.T, Vm.T, #rotate
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |0|rot|1|H|0|Rn |Rd | % FCMLA Vd.T, Vn.T, Vm.Ts[index], #rotate / FCMLA Vd.T, Vn.T, Vm.Ts[index], #rotate
|0 1|1|1 1 1 1 0|1|1 1 1 1 0 0|0 1 1 0|1|1 0|Rn |Rd | % FCMLE Hd, Hn, #0.0
|0 1|1|1 1 1 1 0|1|s|1 0 0 0 0|0 1 1 0|1|1 0|Rn |Rd | % FCMLE Vd, Vn, #0.0
|0|Q|1|0 1 1 1 0|1|1 1 1 1 0 0|0 1 1 0|1|1 0|Rn |Rd | % FCMLE Vd.T, Vn.T, #0.0
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|0 1 1 0|1|1 0|Rn |Rd | % FCMLE Vd.T, Vn.T, #0.0
|0 1|0|1 1 1 1 0|1|1 1 1 1 0 0|0 1 1 1 0|1 0|Rn |Rd | % FCMLT Hd, Hn, #0.0
|0 1|0|1 1 1 1 0|1|s|1 0 0 0 0|0 1 1 1 0|1 0|Rn |Rd | % FCMLT Vd, Vn, #0.0
|0|Q|0|0 1 1 1 0|1|1 1 1 1 0 0|0 1 1 1 0|1 0|Rn |Rd | % FCMLT Vd.T, Vn.T, #0.0
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|0 1 1 1 0|1 0|Rn |Rd | % FCMLT Vd.T, Vn.T, #0.0
|0|0|0|1 1 1 1 0|fty|1|Rm |0 0|1 0 0 0|Rn |0 x|0 0 0| % FCMP Hn, Hm / FCMP Hn, #0.0 / FCMP Sn, Sm / FCMP Sn, #0.0 / FCMP Dn, Dm / FCMP Dn, #0.0
|0|0|0|1 1 1 1 0|fty|1|Rm |0 0|1 0 0 0|Rn |1 x|0 0 0| % FCMPE Hn, Hm / FCMPE Hn, #0.0 / FCMPE Sn, Sm / FCMPE Sn, #0.0 / FCMPE Dn, Dm / FCMPE Dn, #0.0
|0|0|0|1 1 1 1 0|fty|1|Rm |cond |1 1|Rn |Rd | % FCSEL Hd, Hn, Hm, cond / FCSEL Sd, Sn, Sm, cond / FCSEL Dd, Dn, Dm, cond
|0|0|0|1 1 1 1 0|fty|1|0 0 0 1|opc|1 0 0 0 0|Rn |Rd | % FCVT Sd, Hn / FCVT Dd, Hn / FCVT Hd, Sn / FCVT Dd, Sn / FCVT Hd, Dn / FCVT Sd, Dn
|s|0|0|1 1 1 1 0|fty|1|0 0|1 0 0|0 0 0 0 0 0|Rn |Rd | % FCVTAS Wd, Hn / FCVTAS Xd, Hn / FCVTAS Wd, Sn / FCVTAS Xd, Sn / FCVTAS Wd, Dn / FCVTAS Xd, Dn
|0 1|0|1 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAS Hd, Hn
|0 1|0|1 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAS Vd, Vn
|0|Q|0|0 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAS Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAS Vd.T, Vn.T
|s|0|0|1 1 1 1 0|fty|1|0 0|1 0 1|0 0 0 0 0 0|Rn |Rd | % FCVTAU Wd, Hn / FCVTAU Xd, Hn / FCVTAU Wd, Sn / FCVTAU Xd, Sn / FCVTAU Wd, Dn / FCVTAU Xd, Dn
|0 1|1|1 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAU Hd, Hn
|0 1|1|1 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAU Vd, Vn
|0|Q|1|0 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAU Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 0|1 0|Rn |Rd | % FCVTAU Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 0 1 1 1|1 0|Rn |Rd | % FCVTL{2} Vd.Ta, Vn.Tb
|s|0|0|1 1 1 1 0|fty|1|1 0|0 0 0|0 0 0 0 0 0|Rn |Rd | % FCVTMS Wd, Hn / FCVTMS Xd, Hn / FCVTMS Wd, Sn / FCVTMS Xd, Sn / FCVTMS Wd, Dn / FCVTMS Xd, Dn
|0 1|0|1 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMS Hd, Hn
|0 1|0|1 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMS Vd, Vn
|0|Q|0|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMS Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMS Vd.T, Vn.T
|s|0|0|1 1 1 1 0|fty|1|1 0|0 0 1|0 0 0 0 0 0|Rn |Rd | % FCVTMU Wd, Hn / FCVTMU Xd, Hn / FCVTMU Wd, Sn / FCVTMU Xd, Sn / FCVTMU Wd, Dn / FCVTMU Xd, Dn
|0 1|1|1 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMU Hd, Hn
|0 1|1|1 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMU Vd, Vn
|0|Q|1|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMU Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTMU Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 0 1 1 0|1 0|Rn |Rd | % FCVTN{2} Vd.Tb, Vn.Ta
|s|0|0|1 1 1 1 0|fty|1|0 0|0 0 0|0 0 0 0 0 0|Rn |Rd | % FCVTNS Wd, Hn / FCVTNS Xd, Hn / FCVTNS Wd, Sn / FCVTNS Xd, Sn / FCVTNS Wd, Dn / FCVTNS Xd, Dn
|0 1|0|1 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNS Hd, Hn
|0 1|0|1 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNS Vd, Vn
|0|Q|0|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNS Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNS Vd.T, Vn.T
|s|0|0|1 1 1 1 0|fty|1|0 0|0 0 1|0 0 0 0 0 0|Rn |Rd | % FCVTNU Wd, Hn / FCVTNU Xd, Hn / FCVTNU Wd, Sn / FCVTNU Xd, Sn / FCVTNU Wd, Dn / FCVTNU Xd, Dn
|0 1|1|1 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNU Hd, Hn
|0 1|1|1 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNU Vd, Vn
|0|Q|1|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNU Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTNU Vd.T, Vn.T
|s|0|0|1 1 1 1 0|fty|1|0 1|0 0 0|0 0 0 0 0 0|Rn |Rd | % FCVTPS Wd, Hn / FCVTPS Xd, Hn / FCVTPS Wd, Sn / FCVTPS Xd, Sn / FCVTPS Wd, Dn / FCVTPS Xd, Dn
|0 1|0|1 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPS Hd, Hn
|0 1|0|1 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPS Vd, Vn
|0|Q|0|0 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPS Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPS Vd.T, Vn.T
|s|0|0|1 1 1 1 0|fty|1|0 1|0 0 1|0 0 0 0 0 0|Rn |Rd | % FCVTPU Wd, Hn / FCVTPU Xd, Hn / FCVTPU Wd, Sn / FCVTPU Xd, Sn / FCVTPU Wd, Dn / FCVTPU Xd, Dn
|0 1|1|1 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPU Hd, Hn
|0 1|1|1 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPU Vd, Vn
|0|Q|1|0 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPU Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|0|1 0|Rn |Rd | % FCVTPU Vd.T, Vn.T
|0 1|1|1 1 1 1 0|0|s|1 0 0 0 0|1 0 1 1 0|1 0|Rn |Rd | % FCVTXN Vbd, Van
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 0 1 1 0|1 0|Rn |Rd | % FCVTXN{2} Vd.Tb, Vn.Ta
|s|0|0|1 1 1 1 0|fty|0|1 1|0 0 0|scale |Rn |Rd | % FCVTZS Wd, Hn, #fbits / FCVTZS Xd, Hn, #fbits / FCVTZS Wd, Sn, #fbits / FCVTZS Xd, Sn, #fbits / FCVTZS Wd, Dn, #fbits / FCVTZS Xd, Dn, #fbits
|s|0|0|1 1 1 1 0|fty|1|1 1|0 0 0|0 0 0 0 0 0|Rn |Rd | % FCVTZS Wd, Hn / FCVTZS Xd, Hn / FCVTZS Wd, Sn / FCVTZS Xd, Sn / FCVTZS Wd, Dn / FCVTZS Xd, Dn
|0 1|0|1 1 1 1 1 0|!= 0000|immb |1 1 1 1 1|1|Rn |Rd | % FCVTZS Vd, Vn, #fbits
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |1 1 1 1 1|1|Rn |Rd | % FCVTZS Vd.T, Vn.T, #fbits
|0 1|0|1 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZS Hd, Hn
|0 1|0|1 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZS Vd, Vn
|0|Q|0|0 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZS Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZS Vd.T, Vn.T
|s|0|0|1 1 1 1 0|fty|0|1 1|0 0 1|scale |Rn |Rd | % FCVTZU Wd, Hn, #fbits / FCVTZU Xd, Hn, #fbits / FCVTZU Wd, Sn, #fbits / FCVTZU Xd, Sn, #fbits / FCVTZU Wd, Dn, #fbits / FCVTZU Xd, Dn, #fbits
|s|0|0|1 1 1 1 0|fty|1|1 1|0 0 1|0 0 0 0 0 0|Rn |Rd | % FCVTZU Wd, Hn / FCVTZU Xd, Hn / FCVTZU Wd, Sn / FCVTZU Xd, Sn / FCVTZU Wd, Dn / FCVTZU Xd, Dn
|0 1|1|1 1 1 1 1 0|!= 0000|immb |1 1 1 1 1|1|Rn |Rd | % FCVTZU Vd, Vn, #fbits
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |1 1 1 1 1|1|Rn |Rd | % FCVTZU Vd.T, Vn.T, #fbits
|0 1|1|1 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZU Hd, Hn
|0 1|1|1 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZU Vd, Vn
|0|Q|1|0 1 1 1 0|1|1 1 1 1 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZU Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|1 1 0 1|1|1 0|Rn |Rd | % FCVTZU Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|Rm |0 0 0 1|1 0|Rn |Rd | % FDIV Hd, Hn, Hm / FDIV Sd, Sn, Sm / FDIV Dd, Dn, Dm
|0|Q|1|0 1 1 1 0|0|1 0|Rm |0 0|1 1 1|1|Rn |Rd | % FDIV Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|0|s|1|Rm |1 1 1 1 1|1|Rn |Rd | % FDIV Vd.T, Vn.T, Vm.T
|0|0|0|1 1 1 1 0|0 1|1|1 1|1 1 0|0 0 0 0 0 0|Rn |Rd | % FJCVTZS Wd, Dn
|0|0|0|1 1 1 1 1|fty|0|Rm |0|Ra |Rn |Rd | % FMADD Hd, Hn, Hm, Ha / FMADD Sd, Sn, Sm, Sa / FMADD Dd, Dn, Dm, Da
|0|0|0|1 1 1 1 0|fty|1|Rm |0 1|0 0|1 0|Rn |Rd | % FMAX Hd, Hn, Hm / FMAX Sd, Sn, Sm / FMAX Dd, Dn, Dm
|0|Q|0|0 1 1 1 0|0|1 0|Rm |0 0|1 1 0|1|Rn |Rd | % FMAX Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|0|s|1|Rm |1 1 1 1 0|1|Rn |Rd | % FMAX Vd.T, Vn.T, Vm.T
|0|0|0|1 1 1 1 0|fty|1|Rm |0 1|1 0|1 0|Rn |Rd | % FMAXNM Hd, Hn, Hm / FMAXNM Sd, Sn, Sm / FMAXNM Dd, Dn, Dm
|0|Q|0|0 1 1 1 0|0|1 0|Rm |0 0|0 0 0|1|Rn |Rd | % FMAXNM Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|0|s|1|Rm |1 1 0 0 0|1|Rn |Rd | % FMAXNM Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 0|0|s|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMAXNMP Vd, Vn.T
|0 1|1|1 1 1 1 0|0|s|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMAXNMP Vd, Vn.T
|0|Q|1|0 1 1 1 0|0|1 0|Rm |0 0|0 0 0|1|Rn |Rd | % FMAXNMP Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|0|s|1|Rm |1 1 0 0 0|1|Rn |Rd | % FMAXNMP Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|0|0|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMAXNMV Vd, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMAXNMV Vd, Vn.T
|0 1|0|1 1 1 1 0|0|s|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMAXP Vd, Vn.T
|0 1|1|1 1 1 1 0|0|s|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMAXP Vd, Vn.T
|0|Q|1|0 1 1 1 0|0|1 0|Rm |0 0|1 1 0|1|Rn |Rd | % FMAXP Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|0|s|1|Rm |1 1 1 1 0|1|Rn |Rd | % FMAXP Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|0|0|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMAXV Vd, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMAXV Vd, Vn.T
|0|0|0|1 1 1 1 0|fty|1|Rm |0 1|0 1|1 0|Rn |Rd | % FMIN Hd, Hn, Hm / FMIN Sd, Sn, Sm / FMIN Dd, Dn, Dm
|0|Q|0|0 1 1 1 0|1|1 0|Rm |0 0|1 1 0|1|Rn |Rd | % FMIN Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|1|s|1|Rm |1 1 1 1 0|1|Rn |Rd | % FMIN Vd.T, Vn.T, Vm.T
|0|0|0|1 1 1 1 0|fty|1|Rm |0 1|1 1|1 0|Rn |Rd | % FMINNM Hd, Hn, Hm / FMINNM Sd, Sn, Sm / FMINNM Dd, Dn, Dm
|0|Q|0|0 1 1 1 0|1|1 0|Rm |0 0|0 0 0|1|Rn |Rd | % FMINNM Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|1|s|1|Rm |1 1 0 0 0|1|Rn |Rd | % FMINNM Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 0|1|s|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMINNMP Vd, Vn.T
|0 1|1|1 1 1 1 0|1|s|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMINNMP Vd, Vn.T
|0|Q|1|0 1 1 1 0|1|1 0|Rm |0 0|0 0 0|1|Rn |Rd | % FMINNMP Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|1|s|1|Rm |1 1 0 0 0|1|Rn |Rd | % FMINNMP Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|1|0|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMINNMV Vd, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 1 0 0 0|0 1 1 0 0|1 0|Rn |Rd | % FMINNMV Vd, Vn.T
|0 1|0|1 1 1 1 0|1|s|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMINP Vd, Vn.T
|0 1|1|1 1 1 1 0|1|s|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMINP Vd, Vn.T
|0|Q|1|0 1 1 1 0|1|1 0|Rm |0 0|1 1 0|1|Rn |Rd | % FMINP Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|1|s|1|Rm |1 1 1 1 0|1|Rn |Rd | % FMINP Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|1|0|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMINV Vd, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 1 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FMINV Vd, Vn.T
|0 1|0|1 1 1 1 1|0 0|L|M|Rm |0|0|0 1|H|0|Rn |Rd | % FMLA Hd, Hn, Vm.H[index]
|0 1|0|1 1 1 1 1|1|s|L|M|Rm |0|0|0 1|H|0|Rn |Rd | % FMLA Vd, Vn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|0 0|L|M|Rm |0|0|0 1|H|0|Rn |Rd | % FMLA Vd.T, Vn.T, Vm.H[index]
|0|Q|0|0 1 1 1 1|1|s|L|M|Rm |0|0|0 1|H|0|Rn |Rd | % FMLA Vd.T, Vn.T, Vm.Ts[index]
|0|Q|0|0 1 1 1 0|0|1 0|Rm |0 0|0 0 1|1|Rn |Rd | % FMLA Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|0|s|1|Rm |1 1 0 0 1|1|Rn |Rd | % FMLA Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 1|1|0|L|M|Rm |0|0|0 0|H|0|Rn |Rd | % FMLAL Vd.Ta, Vn.Tb, Vm.H[index]
|0|Q|1|0 1 1 1 1|1|0|L|M|Rm |1|0|0 0|H|0|Rn |Rd | % FMLAL2 Vd.Ta, Vn.Tb, Vm.H[index]
|0|Q|0|0 1 1 1 0|0|0|1|Rm |1|1 1 0 1|1|Rn |Rd | % FMLAL Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|0|0|1|Rm |1|1 0 0 1|1|Rn |Rd | % FMLAL2 Vd.Ta, Vn.Tb, Vm.Tb
|0 1|0|1 1 1 1 1|0 0|L|M|Rm |0|1|0 1|H|0|Rn |Rd | % FMLS Hd, Hn, Vm.H[index]
|0 1|0|1 1 1 1 1|1|s|L|M|Rm |0|1|0 1|H|0|Rn |Rd | % FMLS Vd, Vn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|0 0|L|M|Rm |0|1|0 1|H|0|Rn |Rd | % FMLS Vd.T, Vn.T, Vm.H[index]
|0|Q|0|0 1 1 1 1|1|s|L|M|Rm |0|1|0 1|H|0|Rn |Rd | % FMLS Vd.T, Vn.T, Vm.Ts[index]
|0|Q|0|0 1 1 1 0|1|1 0|Rm |0 0|0 0 1|1|Rn |Rd | % FMLS Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|1|s|1|Rm |1 1 0 0 1|1|Rn |Rd | % FMLS Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 1|1|0|L|M|Rm |0|1|0 0|H|0|Rn |Rd | % FMLSL Vd.Ta, Vn.Tb, Vm.H[index]
|0|Q|1|0 1 1 1 1|1|0|L|M|Rm |1|1|0 0|H|0|Rn |Rd | % FMLSL2 Vd.Ta, Vn.Tb, Vm.H[index]
|0|Q|0|0 1 1 1 0|1|0|1|Rm |1|1 1 0 1|1|Rn |Rd | % FMLSL Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|1|0|1|Rm |1|1 0 0 1|1|Rn |Rd | % FMLSL2 Vd.Ta, Vn.Tb, Vm.Tb
|s|0|0|1 1 1 1 0|fty|1|0 x|1 1 x|0 0 0 0 0 0|Rn |Rd | % FMOV Wd, Hn / FMOV Xd, Hn / FMOV Hd, Wn / FMOV Sd, Wn / FMOV Wd, Sn / FMOV Hd, Xn / FMOV Dd, Xn / FMOV Vd.D[1], Xn / FMOV Xd, Dn / FMOV Xd, Vn.D[1]
|0|0|0|1 1 1 1 0|fty|1|0 0 0 0|0 0|1 0 0 0 0|Rn |Rd | % FMOV Hd, Hn / FMOV Sd, Sn / FMOV Dd, Dn
|0|0|0|1 1 1 1 0|fty|1|imm8 |1 0 0|0 0 0 0 0|Rd | % FMOV Hd, #imm / FMOV Sd, #imm / FMOV Dd, #imm
|0|Q|0|0 1 1 1 1 0 0 0 0 0|a|b|c|1 1 1 1|1|1|d|e|f|g|h|Rd | % FMOV Vd.T, #imm
|0|Q|o|0 1 1 1 1 0 0 0 0 0|a|b|c|1 1 1 1|0|1|d|e|f|g|h|Rd | % FMOV Vd.T, #imm / FMOV Vd.2D, #imm
|0|0|0|1 1 1 1 1|fty|0|Rm |1|Ra |Rn |Rd | % FMSUB Hd, Hn, Hm, Ha / FMSUB Sd, Sn, Sm, Sa / FMSUB Dd, Dn, Dm, Da
|0 1|0|1 1 1 1 1|0 0|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMUL Hd, Hn, Vm.H[index]
|0 1|0|1 1 1 1 1|1|s|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMUL Vd, Vn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|0 0|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMUL Vd.T, Vn.T, Vm.H[index]
|0|Q|0|0 1 1 1 1|1|s|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMUL Vd.T, Vn.T, Vm.Ts[index]
|0|0|0|1 1 1 1 0|fty|1|Rm |0|0 0 0|1 0|Rn |Rd | % FMUL Hd, Hn, Hm / FMUL Sd, Sn, Sm / FMUL Dd, Dn, Dm
|0|Q|1|0 1 1 1 0|0|1 0|Rm |0 0|0 1 1|1|Rn |Rd | % FMUL Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|0|s|1|Rm |1 1 0 1 1|1|Rn |Rd | % FMUL Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 0|0|1 0|Rm |0 0|0 1 1|1|Rn |Rd | % FMULX Hd, Hn, Hm
|0 1|0|1 1 1 1 0|0|s|1|Rm |1 1 0 1 1|1|Rn |Rd | % FMULX Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|0|1 0|Rm |0 0|0 1 1|1|Rn |Rd | % FMULX Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|0|s|1|Rm |1 1 0 1 1|1|Rn |Rd | % FMULX Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1|0 0|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMULX Hd, Hn, Vm.H[index]
|0 1|1|1 1 1 1 1|1|s|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMULX Vd, Vn, Vm.Ts[index]
|0|Q|1|0 1 1 1 1|0 0|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMULX Vd.T, Vn.T, Vm.H[index]
|0|Q|1|0 1 1 1 1|1|s|L|M|Rm |1 0 0 1|H|0|Rn |Rd | % FMULX Vd.T, Vn.T, Vm.Ts[index]
|0|0|0|1 1 1 1 0|fty|1|0 0 0 0|1 0|1 0 0 0 0|Rn |Rd | % FNEG Hd, Hn / FNEG Sd, Sn / FNEG Dd, Dn
|0|Q|1|0 1 1 1 0|1|1 1 1 1 0 0|0 1 1 1 1|1 0|Rn |Rd | % FNEG Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|0 1 1 1 1|1 0|Rn |Rd | % FNEG Vd.T, Vn.T
|0|0|0|1 1 1 1 1|fty|1|Rm |0|Ra |Rn |Rd | % FNMADD Hd, Hn, Hm, Ha / FNMADD Sd, Sn, Sm, Sa / FNMADD Dd, Dn, Dm, Da
|0|0|0|1 1 1 1 1|fty|1|Rm |1|Ra |Rn |Rd | % FNMSUB Hd, Hn, Hm, Ha / FNMSUB Sd, Sn, Sm, Sa / FNMSUB Dd, Dn, Dm, Da
|0|0|0|1 1 1 1 0|fty|1|Rm |1|0 0 0|1 0|Rn |Rd | % FNMUL Hd, Hn, Hm / FNMUL Sd, Sn, Sm / FNMUL Dd, Dn, Dm
|0 1|0|1 1 1 1 0|1|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRECPE Hd, Hn
|0 1|0|1 1 1 1 0|1|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRECPE Vd, Vn
|0|Q|0|0 1 1 1 0|1|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRECPE Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRECPE Vd.T, Vn.T
|0 1|0|1 1 1 1 0|0|1 0|Rm |0 0|1 1 1|1|Rn |Rd | % FRECPS Hd, Hn, Hm
|0 1|0|1 1 1 1 0|0|s|1|Rm |1 1 1 1 1|1|Rn |Rd | % FRECPS Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|0|1 0|Rm |0 0|1 1 1|1|Rn |Rd | % FRECPS Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|0|s|1|Rm |1 1 1 1 1|1|Rn |Rd | % FRECPS Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 0|1|1 1 1 1 0 0|1 1 1 1 1|1 0|Rn |Rd | % FRECPX Hd, Hn
|0 1|0|1 1 1 1 0|1|s|1 0 0 0 0|1 1 1 1 1|1 0|Rn |Rd | % FRECPX Vd, Vn
|0|0|0|1 1 1 1 0|0 x|1|0 1 0 0|0 1|1 0 0 0 0|Rn |Rd | % FRINT32X Sd, Sn / FRINT32X Dd, Dn
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 1|0|1 0|Rn |Rd | % FRINT32X Vd.T, Vn.T
|0|0|0|1 1 1 1 0|0 x|1|0 1 0 0|0 0|1 0 0 0 0|Rn |Rd | % FRINT32Z Sd, Sn / FRINT32Z Dd, Dn
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 1|0|1 0|Rn |Rd | % FRINT32Z Vd.T, Vn.T
|0|0|0|1 1 1 1 0|0 x|1|0 1 0 0|1 1|1 0 0 0 0|Rn |Rd | % FRINT64X Sd, Sn / FRINT64X Dd, Dn
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 1|1|1 0|Rn |Rd | % FRINT64X Vd.T, Vn.T
|0|0|0|1 1 1 1 0|0 x|1|0 1 0 0|1 0|1 0 0 0 0|Rn |Rd | % FRINT64Z Sd, Sn / FRINT64Z Dd, Dn
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 1|1|1 0|Rn |Rd | % FRINT64Z Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|0 0 1|1 0 0|1 0 0 0 0|Rn |Rd | % FRINTA Hd, Hn / FRINTA Sd, Sn / FRINTA Dd, Dn
|0|Q|1|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 0|0|1 0|Rn |Rd | % FRINTA Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 0|0|1 0|Rn |Rd | % FRINTA Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|0 0 1|1 1 1|1 0 0 0 0|Rn |Rd | % FRINTI Hd, Hn / FRINTI Sd, Sn / FRINTI Dd, Dn
|0|Q|1|0 1 1 1 0|1|1 1 1 1 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTI Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTI Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|0 0 1|0 1 0|1 0 0 0 0|Rn |Rd | % FRINTM Hd, Hn / FRINTM Sd, Sn / FRINTM Dd, Dn
|0|Q|0|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTM Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTM Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|0 0 1|0 0 0|1 0 0 0 0|Rn |Rd | % FRINTN Hd, Hn / FRINTN Sd, Sn / FRINTN Dd, Dn
|0|Q|0|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 0|0|1 0|Rn |Rd | % FRINTN Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 0|0|1 0|Rn |Rd | % FRINTN Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|0 0 1|0 0 1|1 0 0 0 0|Rn |Rd | % FRINTP Hd, Hn / FRINTP Sd, Sn / FRINTP Dd, Dn
|0|Q|0|0 1 1 1 0|1|1 1 1 1 0 0|1 1 0 0|0|1 0|Rn |Rd | % FRINTP Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|1 1 0 0|0|1 0|Rn |Rd | % FRINTP Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|0 0 1|1 1 0|1 0 0 0 0|Rn |Rd | % FRINTX Hd, Hn / FRINTX Sd, Sn / FRINTX Dd, Dn
|0|Q|1|0 1 1 1 0|0|1 1 1 1 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTX Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTX Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|0 0 1|0 1 1|1 0 0 0 0|Rn |Rd | % FRINTZ Hd, Hn / FRINTZ Sd, Sn / FRINTZ Dd, Dn
|0|Q|0|0 1 1 1 0|1|1 1 1 1 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTZ Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|1 1 0 0|1|1 0|Rn |Rd | % FRINTZ Vd.T, Vn.T
|0 1|1|1 1 1 1 0|1|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRSQRTE Hd, Hn
|0 1|1|1 1 1 1 0|1|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRSQRTE Vd, Vn
|0|Q|1|0 1 1 1 0|1|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRSQRTE Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % FRSQRTE Vd.T, Vn.T
|0 1|0|1 1 1 1 0|1|1 0|Rm |0 0|1 1 1|1|Rn |Rd | % FRSQRTS Hd, Hn, Hm
|0 1|0|1 1 1 1 0|1|s|1|Rm |1 1 1 1 1|1|Rn |Rd | % FRSQRTS Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|1|1 0|Rm |0 0|1 1 1|1|Rn |Rd | % FRSQRTS Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|1|s|1|Rm |1 1 1 1 1|1|Rn |Rd | % FRSQRTS Vd.T, Vn.T, Vm.T
|0|0|0|1 1 1 1 0|fty|1|0 0 0 0|1 1|1 0 0 0 0|Rn |Rd | % FSQRT Hd, Hn / FSQRT Sd, Sn / FSQRT Dd, Dn
|0|Q|1|0 1 1 1 0|1|1 1 1 1 0 0|1 1 1 1 1|1 0|Rn |Rd | % FSQRT Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|1 1 1 1 1|1 0|Rn |Rd | % FSQRT Vd.T, Vn.T
|0|0|0|1 1 1 1 0|fty|1|Rm |0 0 1|1|1 0|Rn |Rd | % FSUB Hd, Hn, Hm / FSUB Sd, Sn, Sm / FSUB Dd, Dn, Dm
|0|Q|0|0 1 1 1 0|1|1 0|Rm |0 0|0 1 0|1|Rn |Rd | % FSUB Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|1|s|1|Rm |1 1 0 1 0|1|Rn |Rd | % FSUB Vd.T, Vn.T, Vm.T
|0|1|1|0 1 1 1 0 0 0 0|imm5 |0|imm4 |1|Rn |Rd | % INS Vd.Ts[index1], Vn.Ts[index2]
|0|1|0|0 1 1 1 0 0 0 0|imm5 |0|0 0 1 1|1|Rn |Rd | % INS Vd.Ts[index], Rn
|0|Q|0 0 1 1 0 0 0|1|0 0 0 0 0 0|x x 1 x|siz|Rn |Rt | % LD1 { Vt.T }, [Xn|SP] / LD1 { Vt.T, Vt2.T }, [Xn|SP] / LD1 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP] / LD1 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|1|0|Rm |x x 1 x|siz|Rn |Rt | % LD1 { Vt.T }, [Xn|SP], imm / LD1 { Vt.T }, [Xn|SP], Xm / LD1 { Vt.T, Vt2.T }, [Xn|SP], imm / LD1 { Vt.T, Vt2.T }, [Xn|SP], Xm / LD1 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], imm / LD1 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], Xm / LD1 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], imm / LD1 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|0|0 0 0 0 0|x x 0|S|siz|Rn |Rt | % LD1 { Vt.B }[index], [Xn|SP] / LD1 { Vt.H }[index], [Xn|SP] / LD1 { Vt.S }[index], [Xn|SP] / LD1 { Vt.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|0|Rm |x x 0|S|siz|Rn |Rt | % LD1 { Vt.B }[index], [Xn|SP], #1 / LD1 { Vt.B }[index], [Xn|SP], Xm / LD1 { Vt.H }[index], [Xn|SP], #2 / LD1 { Vt.H }[index], [Xn|SP], Xm / LD1 { Vt.S }[index], [Xn|SP], #4 / LD1 { Vt.S }[index], [Xn|SP], Xm / LD1 { Vt.D }[index], [Xn|SP], #8 / LD1 { Vt.D }[index], [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|0|0 0 0 0 0|1 1 0|0|siz|Rn |Rt | % LD1R { Vt.T }, [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|0|Rm |1 1 0|0|siz|Rn |Rt | % LD1R { Vt.T }, [Xn|SP], imm / LD1R { Vt.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 0 0|1|0 0 0 0 0 0|1 0 0 0|siz|Rn |Rt | % LD2 { Vt.T, Vt2.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|1|0|Rm |1 0 0 0|siz|Rn |Rt | % LD2 { Vt.T, Vt2.T }, [Xn|SP], imm / LD2 { Vt.T, Vt2.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|1|0 0 0 0 0|x x 0|S|siz|Rn |Rt | % LD2 { Vt.B, Vt2.B }[index], [Xn|SP] / LD2 { Vt.H, Vt2.H }[index], [Xn|SP] / LD2 { Vt.S, Vt2.S }[index], [Xn|SP] / LD2 { Vt.D, Vt2.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|1|Rm |x x 0|S|siz|Rn |Rt | % LD2 { Vt.B, Vt2.B }[index], [Xn|SP], #2 / LD2 { Vt.B, Vt2.B }[index], [Xn|SP], Xm / LD2 { Vt.H, Vt2.H }[index], [Xn|SP], #4 / LD2 { Vt.H, Vt2.H }[index], [Xn|SP], Xm / LD2 { Vt.S, Vt2.S }[index], [Xn|SP], #8 / LD2 { Vt.S, Vt2.S }[index], [Xn|SP], Xm / LD2 { Vt.D, Vt2.D }[index], [Xn|SP], #16 / LD2 { Vt.D, Vt2.D }[index], [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|1|0 0 0 0 0|1 1 0|0|siz|Rn |Rt | % LD2R { Vt.T, Vt2.T }, [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|1|Rm |1 1 0|0|siz|Rn |Rt | % LD2R { Vt.T, Vt2.T }, [Xn|SP], imm / LD2R { Vt.T, Vt2.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 0 0|1|0 0 0 0 0 0|0 1 0 0|siz|Rn |Rt | % LD3 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|1|0|Rm |0 1 0 0|siz|Rn |Rt | % LD3 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], imm / LD3 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|0|0 0 0 0 0|x x 1|S|siz|Rn |Rt | % LD3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP] / LD3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP] / LD3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP] / LD3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|0|Rm |x x 1|S|siz|Rn |Rt | % LD3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP], #3 / LD3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP], Xm / LD3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP], #6 / LD3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP], Xm / LD3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP], #12 / LD3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP], Xm / LD3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP], #24 / LD3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|0|0 0 0 0 0|1 1 1|0|siz|Rn |Rt | % LD3R { Vt.T, Vt2.T, Vt3.T }, [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|0|Rm |1 1 1|0|siz|Rn |Rt | % LD3R { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], imm / LD3R { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 0 0|1|0 0 0 0 0 0|0 0 0 0|siz|Rn |Rt | % LD4 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|1|0|Rm |0 0 0 0|siz|Rn |Rt | % LD4 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], imm / LD4 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|1|0 0 0 0 0|x x 1|S|siz|Rn |Rt | % LD4 { Vt.B, Vt2.B, Vt3.B, Vt4.B }[index], [Xn|SP] / LD4 { Vt.H, Vt2.H, Vt3.H, Vt4.H }[index], [Xn|SP] / LD4 { Vt.S, Vt2.S, Vt3.S, Vt4.S }[index], [Xn|SP] / LD4 { Vt.D, Vt2.D, Vt3.D, Vt4.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|1|Rm |x x 1|S|siz|Rn |Rt | % LD4 { Vt.B, Vt2.B, Vt3.B, Vt4.B }[index], [Xn|SP], #4 / LD4 { Vt.B, Vt2.B, Vt3.B, Vt4.B }[index], [Xn|SP], Xm / LD4 { Vt.H, Vt2.H, Vt3.H, Vt4.H }[index], [Xn|SP], #8 / LD4 { Vt.H, Vt2.H, Vt3.H, Vt4.H }[index], [Xn|SP], Xm / LD4 { Vt.S, Vt2.S, Vt3.S, Vt4.S }[index], [Xn|SP], #16 / LD4 { Vt.S, Vt2.S, Vt3.S, Vt4.S }[index], [Xn|SP], Xm / LD4 { Vt.D, Vt2.D, Vt3.D, Vt4.D }[index], [Xn|SP], #32 / LD4 { Vt.D, Vt2.D, Vt3.D, Vt4.D }[index], [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|1|1|0 0 0 0 0|1 1 1|0|siz|Rn |Rt | % LD4R { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP]
|0|Q|0 0 1 1 0 1 1|1|1|Rm |1 1 1|0|siz|Rn |Rt | % LD4R { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], imm / LD4R { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], Xm
|opc|1 0 1|1|0 0 0|1|imm7 |Rt2 |Rn |Rt | % LDNP St1, St2, [Xn|SP{, #imm}] / LDNP Dt1, Dt2, [Xn|SP{, #imm}] / LDNP Qt1, Qt2, [Xn|SP{, #imm}]
|opc|1 0 1|1|0 0 1|1|imm7 |Rt2 |Rn |Rt | % LDP St1, St2, [Xn|SP], #imm / LDP Dt1, Dt2, [Xn|SP], #imm / LDP Qt1, Qt2, [Xn|SP], #imm
|opc|1 0 1|1|0 1 1|1|imm7 |Rt2 |Rn |Rt | % LDP St1, St2, [Xn|SP, #imm]! / LDP Dt1, Dt2, [Xn|SP, #imm]! / LDP Qt1, Qt2, [Xn|SP, #imm]!
|opc|1 0 1|1|0 1 0|1|imm7 |Rt2 |Rn |Rt | % LDP St1, St2, [Xn|SP{, #imm}] / LDP Dt1, Dt2, [Xn|SP{, #imm}] / LDP Qt1, Qt2, [Xn|SP{, #imm}]
|siz|1 1 1|1|0 0|x 1|0|imm9 |0 1|Rn |Rt | % LDR Bt, [Xn|SP], #simm / LDR Ht, [Xn|SP], #simm / LDR St, [Xn|SP], #simm / LDR Dt, [Xn|SP], #simm / LDR Qt, [Xn|SP], #simm
|siz|1 1 1|1|0 0|x 1|0|imm9 |1 1|Rn |Rt | % LDR Bt, [Xn|SP, #simm]! / LDR Ht, [Xn|SP, #simm]! / LDR St, [Xn|SP, #simm]! / LDR Dt, [Xn|SP, #simm]! / LDR Qt, [Xn|SP, #simm]!
|siz|1 1 1|1|0 1|x 1|imm12 |Rn |Rt | % LDR Bt, [Xn|SP{, #pimm}] / LDR Ht, [Xn|SP{, #pimm}] / LDR St, [Xn|SP{, #pimm}] / LDR Dt, [Xn|SP{, #pimm}] / LDR Qt, [Xn|SP{, #pimm}]
|opc|0 1 1|1|0 0|imm19 |Rt | % LDR St, label / LDR Dt, label / LDR Qt, label
|siz|1 1 1|1|0 0|x 1|1|Rm |optio|S|1 0|Rn |Rt | % LDR Bt, [Xn|SP, (Wm|Xm), extend {amount}] / LDR Bt, [Xn|SP, Xm{, LSL amount}] / LDR Ht, [Xn|SP, (Wm|Xm){, extend {amount}}] / LDR St, [Xn|SP, (Wm|Xm){, extend {amount}}] / LDR Dt, [Xn|SP, (Wm|Xm){, extend {amount}}] / LDR Qt, [Xn|SP, (Wm|Xm){, extend {amount}}]
|siz|1 1 1|1|0 0|x 1|0|imm9 |0 0|Rn |Rt | % LDUR Bt, [Xn|SP{, #simm}] / LDUR Ht, [Xn|SP{, #simm}] / LDUR St, [Xn|SP{, #simm}] / LDUR Dt, [Xn|SP{, #simm}] / LDUR Qt, [Xn|SP{, #simm}]
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |0|0|0 0|H|0|Rn |Rd | % MLA Vd.T, Vn.T, Vm.Ts[index]
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0 0 1 0|1|Rn |Rd | % MLA Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |0|1|0 0|H|0|Rn |Rd | % MLS Vd.T, Vn.T, Vm.Ts[index]
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0 0 1 0|1|Rn |Rd | % MLS Vd.T, Vn.T, Vm.T
|0|1|1|0 1 1 1 0 0 0 0|imm5 |0|imm4 |1|Rn |Rd | % MOV Vd.Ts[index1], Vn.Ts[index2] / INS Vd.Ts[index1], Vn.Ts[index2]
|0|1|0|0 1 1 1 0 0 0 0|imm5 |0|0 0 1 1|1|Rn |Rd | % MOV Vd.Ts[index], Rn / INS Vd.Ts[index], Rn
|0 1|0|1 1 1 1 0 0 0 0|imm5 |0|0 0 0 0|1|Rn |Rd | % MOV Vd, Vn.T[index] / DUP Vd, Vn.T[index]
|0|Q|0|0 1 1 1 0 0 0 0|x x x 0 0|0|0 1|1|1|1|Rn |Rd | % MOV Wd, Vn.S[index] / UMOV Wd, Vn.S[index] / MOV Xd, Vn.D[index] / UMOV Xd, Vn.D[index]
|0|Q|0|0 1 1 1 0|1 0|1|Rm |0 0 0 1 1|1|Rn |Rd | % MOV Vd.T, Vn.T / ORR Vd.T, Vn.T, Vn.T
|0|Q|o|0 1 1 1 1 0 0 0 0 0|a|b|c|cmode |0|1|d|e|f|g|h|Rd | % MOVI Vd.T, #imm8{, LSL #0} / MOVI Vd.T, #imm8{, LSL #amount} / MOVI Vd.T, #imm8{, LSL #amount} / MOVI Vd.T, #imm8, MSL #amount / MOVI Dd, #imm / MOVI Vd.2D, #imm
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |1 0 0 0|H|0|Rn |Rd | % MUL Vd.T, Vn.T, Vm.Ts[index]
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0 0 1 1|1|Rn |Rd | % MUL Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|0 0|1 0 0 0 0|0 0 1 0 1|1 0|Rn |Rd | % MVN Vd.T, Vn.T / NOT Vd.T, Vn.T
|0|Q|1|0 1 1 1 1 0 0 0 0 0|a|b|c|cmode |0|1|d|e|f|g|h|Rd | % MVNI Vd.T, #imm8{, LSL #amount} / MVNI Vd.T, #imm8{, LSL #amount} / MVNI Vd.T, #imm8, MSL #amount
|0 1|1|1 1 1 1 0|siz|1 0 0 0 0|0 1 0 1 1|1 0|Rn |Rd | % NEG Vd, Vn
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|0 1 0 1 1|1 0|Rn |Rd | % NEG Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|0 0|1 0 0 0 0|0 0 1 0 1|1 0|Rn |Rd | % NOT Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|1 1|1|Rm |0 0 0 1 1|1|Rn |Rd | % ORN Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 1 0 0 0 0 0|a|b|c|x x x 1|0|1|d|e|f|g|h|Rd | % ORR Vd.T, #imm8{, LSL #amount} / ORR Vd.T, #imm8{, LSL #amount}
|0|Q|0|0 1 1 1 0|1 0|1|Rm |0 0 0 1 1|1|Rn |Rd | % ORR Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0 0 1 1|1|Rn |Rd | % PMUL Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 1 1 0|0 0|Rn |Rd | % PMULL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1|0|0|0 0|Rn |Rd | % RADDHN{2} Vd.Tb, Vn.Ta, Vm.Ta
|1 1 0 0 1 1 1 0 0 1 1|Rm |1|0|0 0|1 1|Rn |Rd | % RAX1 Vd.2D, Vn.2D, Vm.2D
|0|Q|1|0 1 1 1 0|0 1|1 0 0 0 0|0 0 1 0 1|1 0|Rn |Rd | % RBIT Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|0 0 0 0|1|1 0|Rn |Rd | % REV16 Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|0 0 0 0|0|1 0|Rn |Rd | % REV32 Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|0 0 0 0|0|1 0|Rn |Rd | % REV64 Vd.T, Vn.T
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |1 0 0 0|1|1|Rn |Rd | % RSHRN{2} Vd.Tb, Vn.Ta, #shift
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1|1|0|0 0|Rn |Rd | % RSUBHN{2} Vd.Tb, Vn.Ta, Vm.Ta
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 1 1|1|1|Rn |Rd | % SABA Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1|0|1|0 0|Rn |Rd | % SABAL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 1 1|0|1|Rn |Rd | % SABD Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1|1|1|0 0|Rn |Rd | % SABDL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|0 0|1|1 0|1 0|Rn |Rd | % SADALP Vd.Ta, Vn.Tb
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0|0|0|0 0|Rn |Rd | % SADDL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|0 0|0|1 0|1 0|Rn |Rd | % SADDLP Vd.Ta, Vn.Tb
|0|Q|0|0 1 1 1 0|siz|1 1 0 0 0|0 0 0 1 1|1 0|Rn |Rd | % SADDLV Vd, Vn.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0|0|1|0 0|Rn |Rd | % SADDW{2} Vd.Ta, Vn.Ta, Vm.Tb
|s|0|0|1 1 1 1 0|fty|0|0 0|0 1 0|scale |Rn |Rd | % SCVTF Hd, Wn, #fbits / SCVTF Sd, Wn, #fbits / SCVTF Dd, Wn, #fbits / SCVTF Hd, Xn, #fbits / SCVTF Sd, Xn, #fbits / SCVTF Dd, Xn, #fbits
|s|0|0|1 1 1 1 0|fty|1|0 0|0 1 0|0 0 0 0 0 0|Rn |Rd | % SCVTF Hd, Wn / SCVTF Sd, Wn / SCVTF Dd, Wn / SCVTF Hd, Xn / SCVTF Sd, Xn / SCVTF Dd, Xn
|0 1|0|1 1 1 1 1 0|!= 0000|immb |1 1 1 0 0|1|Rn |Rd | % SCVTF Vd, Vn, #fbits
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |1 1 1 0 0|1|Rn |Rd | % SCVTF Vd.T, Vn.T, #fbits
|0 1|0|1 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % SCVTF Hd, Hn
|0 1|0|1 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % SCVTF Vd, Vn
|0|Q|0|0 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % SCVTF Vd.T, Vn.T
|0|Q|0|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % SCVTF Vd.T, Vn.T
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |1 1 1 0|H|0|Rn |Rd | % SDOT Vd.Ta, Vn.Tb, Vm.4B[index]
|0|Q|0|0 1 1 1 0|siz|0|Rm |1|0 0 1 0|1|Rn |Rd | % SDOT Vd.Ta, Vn.Tb, Vm.Tb
|0 1 0 1 1 1 1 0|0 0|0|Rm |0|0 0 0|0 0|Rn |Rd | % SHA1C Qd, Sn, Vm.4S
|0 1 0 1 1 1 1 0|0 0|1 0 1 0 0|0 0 0 0 0|1 0|Rn |Rd | % SHA1H Sd, Sn
|0 1 0 1 1 1 1 0|0 0|0|Rm |0|0 1 0|0 0|Rn |Rd | % SHA1M Qd, Sn, Vm.4S
|0 1 0 1 1 1 1 0|0 0|0|Rm |0|0 0 1|0 0|Rn |Rd | % SHA1P Qd, Sn, Vm.4S
|0 1 0 1 1 1 1 0|0 0|0|Rm |0|0 1 1|0 0|Rn |Rd | % SHA1SU0 Vd.4S, Vn.4S, Vm.4S
|0 1 0 1 1 1 1 0|0 0|1 0 1 0 0|0 0 0 0 1|1 0|Rn |Rd | % SHA1SU1 Vd.4S, Vn.4S
|0 1 0 1 1 1 1 0|0 0|0|Rm |0|1 0|0|0 0|Rn |Rd | % SHA256H Qd, Qn, Vm.4S
|0 1 0 1 1 1 1 0|0 0|0|Rm |0|1 0|1|0 0|Rn |Rd | % SHA256H2 Qd, Qn, Vm.4S
|0 1 0 1 1 1 1 0|0 0|1 0 1 0 0|0 0 0 1 0|1 0|Rn |Rd | % SHA256SU0 Vd.4S, Vn.4S
|0 1 0 1 1 1 1 0|0 0|0|Rm |0|1 1 0|0 0|Rn |Rd | % SHA256SU1 Vd.4S, Vn.4S, Vm.4S
|1 1 0 0 1 1 1 0 0 1 1|Rm |1|0|0 0|0 0|Rn |Rd | % SHA512H Qd, Qn, Vm.2D
|1 1 0 0 1 1 1 0 0 1 1|Rm |1|0|0 0|0 1|Rn |Rd | % SHA512H2 Qd, Qn, Vm.2D
|1 1 0 0 1 1 1 0 1 1 0 0 0 0 0 0 1 0 0 0|0 0|Rn |Rd | % SHA512SU0 Vd.2D, Vn.2D
|1 1 0 0 1 1 1 0 0 1 1|Rm |1|0|0 0|1 0|Rn |Rd | % SHA512SU1 Vd.2D, Vn.2D, Vm.2D
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0 0 0 0|1|Rn |Rd | % SHADD Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 1 0|!= 0000|immb |0 1 0 1 0|1|Rn |Rd | % SHL Vd, Vn, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |0 1 0 1 0|1|Rn |Rd | % SHL Vd.T, Vn.T, #shift
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|1 0 0 1 1|1 0|Rn |Rd | % SHLL{2} Vd.Ta, Vn.Tb, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |1 0 0 0|0|1|Rn |Rd | % SHRN{2} Vd.Tb, Vn.Ta, #shift
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0 1 0 0|1|Rn |Rd | % SHSUB Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 1 0 1 0|1|Rn |Rd | % SLI Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 1 0 1 0|1|Rn |Rd | % SLI Vd.T, Vn.T, #shift
|1 1 0 0 1 1 1 0 0 1 1|Rm |1|1|0 0|0 0|Rn |Rd | % SM3PARTW1 Vd.4S, Vn.4S, Vm.4S
|1 1 0 0 1 1 1 0 0 1 1|Rm |1|1|0 0|0 1|Rn |Rd | % SM3PARTW2 Vd.4S, Vn.4S, Vm.4S
|1 1 0 0 1 1 1 0 0|1 0|Rm |0|Ra |Rn |Rd | % SM3SS1 Vd.4S, Vn.4S, Vm.4S, Va.4S
|1 1 0 0 1 1 1 0 0 1 0|Rm |1 0|imm|0 0|Rn |Rd | % SM3TT1A Vd.4S, Vn.4S, Vm.S[imm2]
|1 1 0 0 1 1 1 0 0 1 0|Rm |1 0|imm|0 1|Rn |Rd | % SM3TT1B Vd.4S, Vn.4S, Vm.S[imm2]
|1 1 0 0 1 1 1 0 0 1 0|Rm |1 0|imm|1 0|Rn |Rd | % SM3TT2A Vd.4S, Vn.4S, Vm.S[imm2]
|1 1 0 0 1 1 1 0 0 1 0|Rm |1 0|imm|1 1|Rn |Rd | % SM3TT2B Vd.4S, Vn.4S, Vm.S[imm2]
|1 1 0 0 1 1 1 0 1 1 0 0 0 0 0 0 1 0 0 0|0 1|Rn |Rd | % SM4E Vd.4S, Vn.4S
|1 1 0 0 1 1 1 0 0 1 1|Rm |1|1|0 0|1 0|Rn |Rd | % SM4EKEY Vd.4S, Vn.4S, Vm.4S
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 1 0|0|1|Rn |Rd | % SMAX Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0 1 0|0|1|Rn |Rd | % SMAXP Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1 1 0 0 0|0|1 0 1 0|1 0|Rn |Rd | % SMAXV Vd, Vn.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 1 0|1|1|Rn |Rd | % SMIN Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0 1 0|1|1|Rn |Rd | % SMINP Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1 1 0 0 0|1|1 0 1 0|1 0|Rn |Rd | % SMINV Vd, Vn.T
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |0|0|1 0|H|0|Rn |Rd | % SMLAL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0|0|0|0 0|Rn |Rd | % SMLAL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |0|1|1 0|H|0|Rn |Rd | % SMLSL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0|1|0|0 0|Rn |Rd | % SMLSL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|1|0|0 1 1 1 0|1 0|0|Rm |1|0 1 0|0|1|Rn |Rd | % SMMLA Vd.4S, Vn.16B, Vm.16B
|0|Q|0|0 1 1 1 0 0 0 0|imm5 |0|0 1|0|1|1|Rn |Rd | % SMOV Wd, Vn.Ts[index] / SMOV Xd, Vn.Ts[index]
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |1 0 1 0|H|0|Rn |Rd | % SMULL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0|Q|0|0 1 1 1 0|siz|1|Rm |1|1|0|0|0 0|Rn |Rd | % SMULL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0 1|0|1 1 1 1 0|siz|1 0 0 0 0|0 0 1 1 1|1 0|Rn |Rd | % SQABS Vd, Vn
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|0 0 1 1 1|1 0|Rn |Rd | % SQABS Vd.T, Vn.T
|0 1|0|1 1 1 1 0|siz|1|Rm |0 0 0 0 1|1|Rn |Rd | % SQADD Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0 0 0 1|1|Rn |Rd | % SQADD Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 1|siz|L|M|Rm |0|0|1 1|H|0|Rn |Rd | % SQDMLAL Vad, Vbn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |0|0|1 1|H|0|Rn |Rd | % SQDMLAL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0 1|0|1 1 1 1 0|siz|1|Rm |1 0|0|1|0 0|Rn |Rd | % SQDMLAL Vad, Vbn, Vbm
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0|0|1|0 0|Rn |Rd | % SQDMLAL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0 1|0|1 1 1 1 1|siz|L|M|Rm |0|1|1 1|H|0|Rn |Rd | % SQDMLSL Vad, Vbn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |0|1|1 1|H|0|Rn |Rd | % SQDMLSL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0 1|0|1 1 1 1 0|siz|1|Rm |1 0|1|1|0 0|Rn |Rd | % SQDMLSL Vad, Vbn, Vbm
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0|1|1|0 0|Rn |Rd | % SQDMLSL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0 1|0|1 1 1 1 1|siz|L|M|Rm |1 1 0|0|H|0|Rn |Rd | % SQDMULH Vd, Vn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |1 1 0|0|H|0|Rn |Rd | % SQDMULH Vd.T, Vn.T, Vm.Ts[index]
|0 1|0|1 1 1 1 0|siz|1|Rm |1 0 1 1 0|1|Rn |Rd | % SQDMULH Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 0 1 1 0|1|Rn |Rd | % SQDMULH Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 1|siz|L|M|Rm |1 0 1 1|H|0|Rn |Rd | % SQDMULL Vad, Vbn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |1 0 1 1|H|0|Rn |Rd | % SQDMULL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0 1|0|1 1 1 1 0|siz|1|Rm |1 1 0 1|0 0|Rn |Rd | % SQDMULL Vad, Vbn, Vbm
|0|Q|0|0 1 1 1 0|siz|1|Rm |1 1 0 1|0 0|Rn |Rd | % SQDMULL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0 1|1|1 1 1 1 0|siz|1 0 0 0 0|0 0 1 1 1|1 0|Rn |Rd | % SQNEG Vd, Vn
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|0 0 1 1 1|1 0|Rn |Rd | % SQNEG Vd.T, Vn.T
|0 1|1|1 1 1 1 1|siz|L|M|Rm |1 1|0|1|H|0|Rn |Rd | % SQRDMLAH Vd, Vn, Vm.Ts[index]
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |1 1|0|1|H|0|Rn |Rd | % SQRDMLAH Vd.T, Vn.T, Vm.Ts[index]
|0 1|1|1 1 1 1 0|siz|0|Rm |1|0 0 0|0|1|Rn |Rd | % SQRDMLAH Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|0|Rm |1|0 0 0|0|1|Rn |Rd | % SQRDMLAH Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1|siz|L|M|Rm |1 1|1|1|H|0|Rn |Rd | % SQRDMLSH Vd, Vn, Vm.Ts[index]
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |1 1|1|1|H|0|Rn |Rd | % SQRDMLSH Vd.T, Vn.T, Vm.Ts[index]
|0 1|1|1 1 1 1 0|siz|0|Rm |1|0 0 0|1|1|Rn |Rd | % SQRDMLSH Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|0|Rm |1|0 0 0|1|1|Rn |Rd | % SQRDMLSH Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 1|siz|L|M|Rm |1 1 0|1|H|0|Rn |Rd | % SQRDMULH Vd, Vn, Vm.Ts[index]
|0|Q|0|0 1 1 1 1|siz|L|M|Rm |1 1 0|1|H|0|Rn |Rd | % SQRDMULH Vd.T, Vn.T, Vm.Ts[index]
|0 1|1|1 1 1 1 0|siz|1|Rm |1 0 1 1 0|1|Rn |Rd | % SQRDMULH Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0 1 1 0|1|Rn |Rd | % SQRDMULH Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 0|siz|1|Rm |0 1 0|1|1|1|Rn |Rd | % SQRSHL Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 0|1|1|1|Rn |Rd | % SQRSHL Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 1 0|!= 0000|immb |1 0 0 1|1|1|Rn |Rd | % SQRSHRN Vbd, Van, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |1 0 0 1|1|1|Rn |Rd | % SQRSHRN{2} Vd.Tb, Vn.Ta, #shift
|0 1|1|1 1 1 1 1 0|!= 0000|immb |1 0 0 0|1|1|Rn |Rd | % SQRSHRUN Vbd, Van, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |1 0 0 0|1|1|Rn |Rd | % SQRSHRUN{2} Vd.Tb, Vn.Ta, #shift
|0 1|0|1 1 1 1 1 0|!= 0000|immb |0 1 1|1|0|1|Rn |Rd | % SQSHL Vd, Vn, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |0 1 1|1|0|1|Rn |Rd | % SQSHL Vd.T, Vn.T, #shift
|0 1|0|1 1 1 1 0|siz|1|Rm |0 1 0|0|1|1|Rn |Rd | % SQSHL Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 0|0|1|1|Rn |Rd | % SQSHL Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 1 1|0|0|1|Rn |Rd | % SQSHLU Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 1 1|0|0|1|Rn |Rd | % SQSHLU Vd.T, Vn.T, #shift
|0 1|0|1 1 1 1 1 0|!= 0000|immb |1 0 0 1|0|1|Rn |Rd | % SQSHRN Vbd, Van, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |1 0 0 1|0|1|Rn |Rd | % SQSHRN{2} Vd.Tb, Vn.Ta, #shift
|0 1|1|1 1 1 1 1 0|!= 0000|immb |1 0 0 0|0|1|Rn |Rd | % SQSHRUN Vbd, Van, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |1 0 0 0|0|1|Rn |Rd | % SQSHRUN{2} Vd.Tb, Vn.Ta, #shift
|0 1|0|1 1 1 1 0|siz|1|Rm |0 0 1 0 1|1|Rn |Rd | % SQSUB Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0 1 0 1|1|Rn |Rd | % SQSUB Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 0|siz|1 0 0 0 0|1 0 1 0 0|1 0|Rn |Rd | % SQXTN Vbd, Van
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|1 0 1 0 0|1 0|Rn |Rd | % SQXTN{2} Vd.Tb, Vn.Ta
|0 1|1|1 1 1 1 0|siz|1 0 0 0 0|1 0 0 1 0|1 0|Rn |Rd | % SQXTUN Vbd, Van
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|1 0 0 1 0|1 0|Rn |Rd | % SQXTUN{2} Vd.Tb, Vn.Ta
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0 0 1 0|1|Rn |Rd | % SRHADD Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 1 0 0 0|1|Rn |Rd | % SRI Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 1 0 0 0|1|Rn |Rd | % SRI Vd.T, Vn.T, #shift
|0 1|0|1 1 1 1 0|siz|1|Rm |0 1 0|1|0|1|Rn |Rd | % SRSHL Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 0|1|0|1|Rn |Rd | % SRSHL Vd.T, Vn.T, Vm.T
|0 1|0|1 1 1 1 1 0|!= 0000|immb |0 0|1|0|0|1|Rn |Rd | % SRSHR Vd, Vn, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |0 0|1|0|0|1|Rn |Rd | % SRSHR Vd.T, Vn.T, #shift
|0 1|0|1 1 1 1 1 0|!= 0000|immb |0 0|1|1|0|1|Rn |Rd | % SRSRA Vd, Vn, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |0 0|1|1|0|1|Rn |Rd | % SRSRA Vd.T, Vn.T, #shift
|0 1|0|1 1 1 1 0|siz|1|Rm |0 1 0|0|0|1|Rn |Rd | % SSHL Vd, Vn, Vm
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1 0|0|0|1|Rn |Rd | % SSHL Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |1 0 1 0 0|1|Rn |Rd | % SSHLL{2} Vd.Ta, Vn.Tb, #shift
|0 1|0|1 1 1 1 1 0|!= 0000|immb |0 0|0|0|0|1|Rn |Rd | % SSHR Vd, Vn, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |0 0|0|0|0|1|Rn |Rd | % SSHR Vd.T, Vn.T, #shift
|0 1|0|1 1 1 1 1 0|!= 0000|immb |0 0|0|1|0|1|Rn |Rd | % SSRA Vd, Vn, #shift
|0|Q|0|0 1 1 1 1 0|!= 0000|immb |0 0|0|1|0|1|Rn |Rd | % SSRA Vd.T, Vn.T, #shift
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0|1|0|0 0|Rn |Rd | % SSUBL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 0|1|1|0 0|Rn |Rd | % SSUBW{2} Vd.Ta, Vn.Ta, Vm.Tb
|0|Q|0 0 1 1 0 0 0|0|0 0 0 0 0 0|x x 1 x|siz|Rn |Rt | % ST1 { Vt.T }, [Xn|SP] / ST1 { Vt.T, Vt2.T }, [Xn|SP] / ST1 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP] / ST1 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|0|0|Rm |x x 1 x|siz|Rn |Rt | % ST1 { Vt.T }, [Xn|SP], imm / ST1 { Vt.T }, [Xn|SP], Xm / ST1 { Vt.T, Vt2.T }, [Xn|SP], imm / ST1 { Vt.T, Vt2.T }, [Xn|SP], Xm / ST1 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], imm / ST1 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], Xm / ST1 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], imm / ST1 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|0|0|0 0 0 0 0|x x 0|S|siz|Rn |Rt | % ST1 { Vt.B }[index], [Xn|SP] / ST1 { Vt.H }[index], [Xn|SP] / ST1 { Vt.S }[index], [Xn|SP] / ST1 { Vt.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|0|0|Rm |x x 0|S|siz|Rn |Rt | % ST1 { Vt.B }[index], [Xn|SP], #1 / ST1 { Vt.B }[index], [Xn|SP], Xm / ST1 { Vt.H }[index], [Xn|SP], #2 / ST1 { Vt.H }[index], [Xn|SP], Xm / ST1 { Vt.S }[index], [Xn|SP], #4 / ST1 { Vt.S }[index], [Xn|SP], Xm / ST1 { Vt.D }[index], [Xn|SP], #8 / ST1 { Vt.D }[index], [Xn|SP], Xm
|0|Q|0 0 1 1 0 0 0|0|0 0 0 0 0 0|1 0 0 0|siz|Rn |Rt | % ST2 { Vt.T, Vt2.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|0|0|Rm |1 0 0 0|siz|Rn |Rt | % ST2 { Vt.T, Vt2.T }, [Xn|SP], imm / ST2 { Vt.T, Vt2.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|0|1|0 0 0 0 0|x x 0|S|siz|Rn |Rt | % ST2 { Vt.B, Vt2.B }[index], [Xn|SP] / ST2 { Vt.H, Vt2.H }[index], [Xn|SP] / ST2 { Vt.S, Vt2.S }[index], [Xn|SP] / ST2 { Vt.D, Vt2.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|0|1|Rm |x x 0|S|siz|Rn |Rt | % ST2 { Vt.B, Vt2.B }[index], [Xn|SP], #2 / ST2 { Vt.B, Vt2.B }[index], [Xn|SP], Xm / ST2 { Vt.H, Vt2.H }[index], [Xn|SP], #4 / ST2 { Vt.H, Vt2.H }[index], [Xn|SP], Xm / ST2 { Vt.S, Vt2.S }[index], [Xn|SP], #8 / ST2 { Vt.S, Vt2.S }[index], [Xn|SP], Xm / ST2 { Vt.D, Vt2.D }[index], [Xn|SP], #16 / ST2 { Vt.D, Vt2.D }[index], [Xn|SP], Xm
|0|Q|0 0 1 1 0 0 0|0|0 0 0 0 0 0|0 1 0 0|siz|Rn |Rt | % ST3 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|0|0|Rm |0 1 0 0|siz|Rn |Rt | % ST3 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], imm / ST3 { Vt.T, Vt2.T, Vt3.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|0|0|0 0 0 0 0|x x 1|S|siz|Rn |Rt | % ST3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP] / ST3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP] / ST3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP] / ST3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|0|0|Rm |x x 1|S|siz|Rn |Rt | % ST3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP], #3 / ST3 { Vt.B, Vt2.B, Vt3.B }[index], [Xn|SP], Xm / ST3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP], #6 / ST3 { Vt.H, Vt2.H, Vt3.H }[index], [Xn|SP], Xm / ST3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP], #12 / ST3 { Vt.S, Vt2.S, Vt3.S }[index], [Xn|SP], Xm / ST3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP], #24 / ST3 { Vt.D, Vt2.D, Vt3.D }[index], [Xn|SP], Xm
|0|Q|0 0 1 1 0 0 0|0|0 0 0 0 0 0|0 0 0 0|siz|Rn |Rt | % ST4 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP]
|0|Q|0 0 1 1 0 0 1|0|0|Rm |0 0 0 0|siz|Rn |Rt | % ST4 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], imm / ST4 { Vt.T, Vt2.T, Vt3.T, Vt4.T }, [Xn|SP], Xm
|0|Q|0 0 1 1 0 1 0|0|1|0 0 0 0 0|x x 1|S|siz|Rn |Rt | % ST4 { Vt.B, Vt2.B, Vt3.B, Vt4.B }[index], [Xn|SP] / ST4 { Vt.H, Vt2.H, Vt3.H, Vt4.H }[index], [Xn|SP] / ST4 { Vt.S, Vt2.S, Vt3.S, Vt4.S }[index], [Xn|SP] / ST4 { Vt.D, Vt2.D, Vt3.D, Vt4.D }[index], [Xn|SP]
|0|Q|0 0 1 1 0 1 1|0|1|Rm |x x 1|S|siz|Rn |Rt | % ST4 { Vt.B, Vt2.B, Vt3.B, Vt4.B }[index], [Xn|SP], #4 / ST4 { Vt.B, Vt2.B, Vt3.B, Vt4.B }[index], [Xn|SP], Xm / ST4 { Vt.H, Vt2.H, Vt3.H, Vt4.H }[index], [Xn|SP], #8 / ST4 { Vt.H, Vt2.H, Vt3.H, Vt4.H }[index], [Xn|SP], Xm / ST4 { Vt.S, Vt2.S, Vt3.S, Vt4.S }[index], [Xn|SP], #16 / ST4 { Vt.S, Vt2.S, Vt3.S, Vt4.S }[index], [Xn|SP], Xm / ST4 { Vt.D, Vt2.D, Vt3.D, Vt4.D }[index], [Xn|SP], #32 / ST4 { Vt.D, Vt2.D, Vt3.D, Vt4.D }[index], [Xn|SP], Xm
|opc|1 0 1|1|0 0 0|0|imm7 |Rt2 |Rn |Rt | % STNP St1, St2, [Xn|SP{, #imm}] / STNP Dt1, Dt2, [Xn|SP{, #imm}] / STNP Qt1, Qt2, [Xn|SP{, #imm}]
|opc|1 0 1|1|0 0 1|0|imm7 |Rt2 |Rn |Rt | % STP St1, St2, [Xn|SP], #imm / STP Dt1, Dt2, [Xn|SP], #imm / STP Qt1, Qt2, [Xn|SP], #imm
|opc|1 0 1|1|0 1 1|0|imm7 |Rt2 |Rn |Rt | % STP St1, St2, [Xn|SP, #imm]! / STP Dt1, Dt2, [Xn|SP, #imm]! / STP Qt1, Qt2, [Xn|SP, #imm]!
|opc|1 0 1|1|0 1 0|0|imm7 |Rt2 |Rn |Rt | % STP St1, St2, [Xn|SP{, #imm}] / STP Dt1, Dt2, [Xn|SP{, #imm}] / STP Qt1, Qt2, [Xn|SP{, #imm}]
|siz|1 1 1|1|0 0|x 0|0|imm9 |0 1|Rn |Rt | % STR Bt, [Xn|SP], #simm / STR Ht, [Xn|SP], #simm / STR St, [Xn|SP], #simm / STR Dt, [Xn|SP], #simm / STR Qt, [Xn|SP], #simm
|siz|1 1 1|1|0 0|x 0|0|imm9 |1 1|Rn |Rt | % STR Bt, [Xn|SP, #simm]! / STR Ht, [Xn|SP, #simm]! / STR St, [Xn|SP, #simm]! / STR Dt, [Xn|SP, #simm]! / STR Qt, [Xn|SP, #simm]!
|siz|1 1 1|1|0 1|x 0|imm12 |Rn |Rt | % STR Bt, [Xn|SP{, #pimm}] / STR Ht, [Xn|SP{, #pimm}] / STR St, [Xn|SP{, #pimm}] / STR Dt, [Xn|SP{, #pimm}] / STR Qt, [Xn|SP{, #pimm}]
|siz|1 1 1|1|0 0|x 0|1|Rm |optio|S|1 0|Rn |Rt | % STR Bt, [Xn|SP, (Wm|Xm), extend {amount}] / STR Bt, [Xn|SP, Xm{, LSL amount}] / STR Ht, [Xn|SP, (Wm|Xm){, extend {amount}}] / STR St, [Xn|SP, (Wm|Xm){, extend {amount}}] / STR Dt, [Xn|SP, (Wm|Xm){, extend {amount}}] / STR Qt, [Xn|SP, (Wm|Xm){, extend {amount}}]
|siz|1 1 1|1|0 0|x 0|0|imm9 |0 0|Rn |Rt | % STUR Bt, [Xn|SP{, #simm}] / STUR Ht, [Xn|SP{, #simm}] / STUR St, [Xn|SP{, #simm}] / STUR Dt, [Xn|SP{, #simm}] / STUR Qt, [Xn|SP{, #simm}]
|0 1|1|1 1 1 1 0|siz|1|Rm |1 0 0 0 0|1|Rn |Rd | % SUB Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0 0 0 0|1|Rn |Rd | % SUB Vd.T, Vn.T, Vm.T
|0|Q|0|0 1 1 1 0|siz|1|Rm |0 1|1|0|0 0|Rn |Rd | % SUBHN{2} Vd.Tb, Vn.Ta, Vm.Ta
|0|Q|0|0 1 1 1 1|0|0|L|M|Rm |1 1 1 1|H|0|Rn |Rd | % SUDOT Vd.Ta, Vn.Tb, Vm.4B[index]
|0 1|0|1 1 1 1 0|siz|1 0 0 0 0|0 0 0 1 1|1 0|Rn |Rd | % SUQADD Vd, Vn
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|0 0 0 1 1|1 0|Rn |Rd | % SUQADD Vd.T, Vn.T
|0|Q|0|0 1 1 1 1 0|!= 0000|0 0 0|1 0 1 0 0|1|Rn |Rd | % SXTL{2} Vd.Ta, Vn.Tb / SSHLL{2} Vd.Ta, Vn.Tb, #0
|0|Q|0 0 1 1 1 0|0 0|0|Rm |0|len|0|0 0|Rn |Rd | % TBL Vd.Ta, { Vn.16B, Vn+1.16B }, Vm.Ta / TBL Vd.Ta, { Vn.16B, Vn+1.16B, Vn+2.16B }, Vm.Ta / TBL Vd.Ta, { Vn.16B, Vn+1.16B, Vn+2.16B, Vn+3.16B }, Vm.Ta / TBL Vd.Ta, { Vn.16B }, Vm.Ta
|0|Q|0 0 1 1 1 0|0 0|0|Rm |0|len|1|0 0|Rn |Rd | % TBX Vd.Ta, { Vn.16B, Vn+1.16B }, Vm.Ta / TBX Vd.Ta, { Vn.16B, Vn+1.16B, Vn+2.16B }, Vm.Ta / TBX Vd.Ta, { Vn.16B, Vn+1.16B, Vn+2.16B, Vn+3.16B }, Vm.Ta / TBX Vd.Ta, { Vn.16B }, Vm.Ta
|0|Q|0 0 1 1 1 0|siz|0|Rm |0|0|1 0|1 0|Rn |Rd | % TRN1 Vd.T, Vn.T, Vm.T
|0|Q|0 0 1 1 1 0|siz|0|Rm |0|1|1 0|1 0|Rn |Rd | % TRN2 Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 1 1|1|1|Rn |Rd | % UABA Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1|0|1|0 0|Rn |Rd | % UABAL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 1 1|0|1|Rn |Rd | % UABD Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1|1|1|0 0|Rn |Rd | % UABDL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|0 0|1|1 0|1 0|Rn |Rd | % UADALP Vd.Ta, Vn.Tb
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0|0|0|0 0|Rn |Rd | % UADDL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|0 0|0|1 0|1 0|Rn |Rd | % UADDLP Vd.Ta, Vn.Tb
|0|Q|1|0 1 1 1 0|siz|1 1 0 0 0|0 0 0 1 1|1 0|Rn |Rd | % UADDLV Vd, Vn.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0|0|1|0 0|Rn |Rd | % UADDW{2} Vd.Ta, Vn.Ta, Vm.Tb
|s|0|0|1 1 1 1 0|fty|0|0 0|0 1 1|scale |Rn |Rd | % UCVTF Hd, Wn, #fbits / UCVTF Sd, Wn, #fbits / UCVTF Dd, Wn, #fbits / UCVTF Hd, Xn, #fbits / UCVTF Sd, Xn, #fbits / UCVTF Dd, Xn, #fbits
|s|0|0|1 1 1 1 0|fty|1|0 0|0 1 1|0 0 0 0 0 0|Rn |Rd | % UCVTF Hd, Wn / UCVTF Sd, Wn / UCVTF Dd, Wn / UCVTF Hd, Xn / UCVTF Sd, Xn / UCVTF Dd, Xn
|0 1|1|1 1 1 1 1 0|!= 0000|immb |1 1 1 0 0|1|Rn |Rd | % UCVTF Vd, Vn, #fbits
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |1 1 1 0 0|1|Rn |Rd | % UCVTF Vd.T, Vn.T, #fbits
|0 1|1|1 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % UCVTF Hd, Hn
|0 1|1|1 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % UCVTF Vd, Vn
|0|Q|1|0 1 1 1 0|0|1 1 1 1 0 0|1 1 1 0 1|1 0|Rn |Rd | % UCVTF Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|0|s|1 0 0 0 0|1 1 1 0 1|1 0|Rn |Rd | % UCVTF Vd.T, Vn.T
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |1 1 1 0|H|0|Rn |Rd | % UDOT Vd.Ta, Vn.Tb, Vm.4B[index]
|0|Q|1|0 1 1 1 0|siz|0|Rm |1|0 0 1 0|1|Rn |Rd | % UDOT Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0 0 0 0|1|Rn |Rd | % UHADD Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0 1 0 0|1|Rn |Rd | % UHSUB Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 1 0|0|1|Rn |Rd | % UMAX Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0 1 0|0|1|Rn |Rd | % UMAXP Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1 1 0 0 0|0|1 0 1 0|1 0|Rn |Rd | % UMAXV Vd, Vn.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 1 0|1|1|Rn |Rd | % UMIN Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0 1 0|1|1|Rn |Rd | % UMINP Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 0|siz|1 1 0 0 0|1|1 0 1 0|1 0|Rn |Rd | % UMINV Vd, Vn.T
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |0|0|1 0|H|0|Rn |Rd | % UMLAL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0|0|0|0 0|Rn |Rd | % UMLAL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |0|1|1 0|H|0|Rn |Rd | % UMLSL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0|Q|1|0 1 1 1 0|siz|1|Rm |1 0|1|0|0 0|Rn |Rd | % UMLSL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|1|1|0 1 1 1 0|1 0|0|Rm |1|0 1 0|0|1|Rn |Rd | % UMMLA Vd.4S, Vn.16B, Vm.16B
|0|Q|0|0 1 1 1 0 0 0 0|imm5 |0|0 1|1|1|1|Rn |Rd | % UMOV Wd, Vn.Ts[index] / UMOV Xd, Vn.Ts[index]
|0|Q|1|0 1 1 1 1|siz|L|M|Rm |1 0 1 0|H|0|Rn |Rd | % UMULL{2} Vd.Ta, Vn.Tb, Vm.Ts[index]
|0|Q|1|0 1 1 1 0|siz|1|Rm |1|1|0|0|0 0|Rn |Rd | % UMULL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0 1|1|1 1 1 1 0|siz|1|Rm |0 0 0 0 1|1|Rn |Rd | % UQADD Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0 0 0 1|1|Rn |Rd | % UQADD Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 0|siz|1|Rm |0 1 0|1|1|1|Rn |Rd | % UQRSHL Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 0|1|1|1|Rn |Rd | % UQRSHL Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |1 0 0 1|1|1|Rn |Rd | % UQRSHRN Vbd, Van, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |1 0 0 1|1|1|Rn |Rd | % UQRSHRN{2} Vd.Tb, Vn.Ta, #shift
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 1 1|1|0|1|Rn |Rd | % UQSHL Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 1 1|1|0|1|Rn |Rd | % UQSHL Vd.T, Vn.T, #shift
|0 1|1|1 1 1 1 0|siz|1|Rm |0 1 0|0|1|1|Rn |Rd | % UQSHL Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 0|0|1|1|Rn |Rd | % UQSHL Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |1 0 0 1|0|1|Rn |Rd | % UQSHRN Vbd, Van, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |1 0 0 1|0|1|Rn |Rd | % UQSHRN{2} Vd.Tb, Vn.Ta, #shift
|0 1|1|1 1 1 1 0|siz|1|Rm |0 0 1 0 1|1|Rn |Rd | % UQSUB Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0 1 0 1|1|Rn |Rd | % UQSUB Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 0|siz|1 0 0 0 0|1 0 1 0 0|1 0|Rn |Rd | % UQXTN Vbd, Van
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|1 0 1 0 0|1 0|Rn |Rd | % UQXTN{2} Vd.Tb, Vn.Ta
|0|Q|0|0 1 1 1 0|1|s|1 0 0 0 0|1 1 1 0 0|1 0|Rn |Rd | % URECPE Vd.T, Vn.T
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0 0 1 0|1|Rn |Rd | % URHADD Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 0|siz|1|Rm |0 1 0|1|0|1|Rn |Rd | % URSHL Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 0|1|0|1|Rn |Rd | % URSHL Vd.T, Vn.T, Vm.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 0|1|0|0|1|Rn |Rd | % URSHR Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 0|1|0|0|1|Rn |Rd | % URSHR Vd.T, Vn.T, #shift
|0|Q|1|0 1 1 1 0|1|s|1 0 0 0 0|1 1 1 0 0|1 0|Rn |Rd | % URSQRTE Vd.T, Vn.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 0|1|1|0|1|Rn |Rd | % URSRA Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 0|1|1|0|1|Rn |Rd | % URSRA Vd.T, Vn.T, #shift
|0|Q|0|0 1 1 1 1|1|0|L|M|Rm |1 1 1 1|H|0|Rn |Rd | % USDOT Vd.Ta, Vn.Tb, Vm.4B[index]
|0|Q|0|0 1 1 1 0|1 0|0|Rm |1|0 0 1 1|1|Rn |Rd | % USDOT Vd.Ta, Vn.Tb, Vm.Tb
|0 1|1|1 1 1 1 0|siz|1|Rm |0 1 0|0|0|1|Rn |Rd | % USHL Vd, Vn, Vm
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 1 0|0|0|1|Rn |Rd | % USHL Vd.T, Vn.T, Vm.T
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |1 0 1 0 0|1|Rn |Rd | % USHLL{2} Vd.Ta, Vn.Tb, #shift
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 0|0|0|0|1|Rn |Rd | % USHR Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 0|0|0|0|1|Rn |Rd | % USHR Vd.T, Vn.T, #shift
|0|1|0|0 1 1 1 0|1 0|0|Rm |1|0 1 0|1|1|Rn |Rd | % USMMLA Vd.4S, Vn.16B, Vm.16B
|0 1|1|1 1 1 1 0|siz|1 0 0 0 0|0 0 0 1 1|1 0|Rn |Rd | % USQADD Vd, Vn
|0|Q|1|0 1 1 1 0|siz|1 0 0 0 0|0 0 0 1 1|1 0|Rn |Rd | % USQADD Vd.T, Vn.T
|0 1|1|1 1 1 1 1 0|!= 0000|immb |0 0|0|1|0|1|Rn |Rd | % USRA Vd, Vn, #shift
|0|Q|1|0 1 1 1 1 0|!= 0000|immb |0 0|0|1|0|1|Rn |Rd | % USRA Vd.T, Vn.T, #shift
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0|1|0|0 0|Rn |Rd | % USUBL{2} Vd.Ta, Vn.Tb, Vm.Tb
|0|Q|1|0 1 1 1 0|siz|1|Rm |0 0|1|1|0 0|Rn |Rd | % USUBW{2} Vd.Ta, Vn.Ta, Vm.Tb
|0|Q|1|0 1 1 1 1 0|!= 0000|0 0 0|1 0 1 0 0|1|Rn |Rd | % UXTL{2} Vd.Ta, Vn.Tb / USHLL{2} Vd.Ta, Vn.Tb, #0
|0|Q|0 0 1 1 1 0|siz|0|Rm |0|0|0 1|1 0|Rn |Rd | % UZP1 Vd.T, Vn.T, Vm.T
|0|Q|0 0 1 1 1 0|siz|0|Rm |0|1|0 1|1 0|Rn |Rd | % UZP2 Vd.T, Vn.T, Vm.T
|1 1 0 0 1 1 1 0 1 0 0|Rm |imm6 |Rn |Rd | % XAR Vd.2D, Vn.2D, Vm.2D, #imm6
|0|Q|0|0 1 1 1 0|siz|1 0 0 0 0|1 0 0 1 0|1 0|Rn |Rd | % XTN{2} Vd.Tb, Vn.Ta
|0|Q|0 0 1 1 1 0|siz|0|Rm |0|0|1 1|1 0|Rn |Rd | % ZIP1 Vd.T, Vn.T, Vm.T
| xx | 0 Q 0 0 1 1 1 0 s s 0 | Rm |0|1|1 1|1 0|Rn |Rd | % C7.2.383 ZIP2 Vd.T, Vn.T, Vm.T
| 0 x s 0 1 1 1 1 1 0 i ... _ | 1 1 0 0 h 0 % C7.2.120 FMLSL, FMLSL2 (by element)
| 0 x s 0 1 1 1 0 1 0 1 ... _ | 1 1 0 0 1 1 % C7.2.121 FMLSL, FMLSL2 (vector)
| 0 x x 0 1 1 1 1 0 0 0 ... _ | 1 1 1 1 0 1 % C7.2.122 FMOV (vector, immediate)
| 0 0 0 1 1 1 1 0 x x 1 ... 0 | 0 1 0 0 0 0 % C7.2.123 FMOV (register)
| x 0 0 1 1 1 1 0 x x 1 ... _ | 0 0 0 0 0 0 % C7.2.124 FMOV (general)
| 0 0 0 1 1 1 1 0 x x 1 ... _ | _ _ _ 1 0 0 % C7.2.125 FMOV (scalar, immediate)
| 0 0 0 1 1 1 1 1 x x 1 ... _ | 1 _ _ _ _ _ % C7.2.126 FMSUB
| 0 x 1 0 1 1 1 0 1 x 1 ... 0 | 1 1 1 1 1 0 % C7.2.132 FNEG (vector)
| 0 0 0 1 1 1 1 0 s s 1 ... 1 | 0 1 0 0 0 0 % C7.2.133 FNEG (scalar)
| 0 0 0 1 1 1 1 1 s s 1 ... _ | 0 _ _ _ _ _ % C7.2.134 FNMADD
| 0 0 0 1 1 1 1 1 s s 1 ... _ | 1 _ _ _ _ _ % C7.2.135 FNMSUB
| 0 0 0 1 1 1 1 0 s s 1 ... _ | 1 0 0 0 1 0 % C7.2.136 FNMUL (scalar)
| 0 1 0 1 1 1 1 0 1 x 1 ... 1 | 1 1 0 1 1 0 % C7.2.137 FRECPE
| 0 1 0 1 1 1 1 0 0 x 1 ... _ | p p 1 1 1 1 % C7.2.138 FRECPS
| 0 1 0 1 1 1 1 0 1 x 1 ... 1 | 1 1 1 1 1 0 % C7.2.139 FRECPX
0 x 1 0 1 1 1 0 0 x 1 ... 1 | 1 0 0 0 1 0 % C7.2.140 FRINTA (vector)
0 0 0 1 1 1 1 0 s s 1 ... 0 | 0 1 0 0 0 0 % C7.2.141 FRINTA (scalar)
0 x 1 0 1 1 1 0 1 x 1 ... 1 | 1 0 0 1 1 0 % C7.2.142 FRINTI (vector)
0 0 0 1 1 1 1 0 s s 1 ... 1 | 1 1 0 0 0 0 % C7.2.143 FRINTI (scalar)
0 x 0 0 1 1 1 0 0 x 1 ... 1 | 1 0 0 1 1 0 % C7.2.144 FRINTM (vector)
0 0 0 1 1 1 1 0 s s 1 ... 1 | 0 1 0 0 0 0 % C7.2.145 FRINTM (scalar)
0 x 0 0 1 1 1 0 0 x 1 ... 1 | 1 0 0 0 1 0 % C7.2.146 FRINTN (vector)
0 0 0 1 1 1 1 0 s s 1 ... 0 | 0 1 0 0 0 0 % C7.2.147 FRINTN (scalar)
0 x 0 0 1 1 1 0 1 x 1 ... 1 | 1 0 0 0 1 0 % C7.2.148 FRINTP (vector)
0 0 0 1 1 1 1 0 s s 1 ... 0 | 1 1 0 0 0 0 % C7.2.149 FRINTP (scalar)
0 x 1 0 1 1 1 0 0 s 1 ... 1 | 1 0 0 1 1 0 % C7.2.150 FRINTX (vector)
0 0 0 1 1 1 1 0 s s 1 ... 1 | 0 1 0 0 0 0 % C7.2.151 FRINTX (scalar)
0 x 0 0 1 1 1 0 0 1 x ... 1 | 1 0 0 1 1 0 % C7.2.152 FRINTZ (vector)
0 0 0 1 1 1 1 0 s s 1 ... 1 | 1 1 0 0 0 0 % C7.2.153 FRINTZ (scalar)
0 1 1 1 1 1 1 0 1 x x ... 1 | 1 1 0 1 1 0 % C7.2.154 FRSQRTE
0 1 0 1 1 1 1 0 1 x x ... _ | p p 1 1 1 1 % C7.2.155 FRSQRTS
0 x 1 0 1 1 1 0 1 1 1 ... 1 | 1 1 1 1 1 0 % C7.2.156 FSQRT (vector)
0 0 0 1 1 1 1 0 s s 1 ... 1 | 1 1 0 0 0 0 % C7.2.157 FSQRT (scalar)
0 x 0 0 1 1 1 0 1 x 1 ... _ | p p 0 1 0 1 % C7.2.158 FSUB (vector)
0 0 0 1 1 1 1 0 s s 1 ... _ | 0 0 1 1 1 0 % C7.2.159 FSUB (scalar)
0 x 0 0 1 1 0 0 i 1 0 ... _ | x x 1 x s s % C7.2.162 LD1 (multiple structures)
0 x 0 0 1 1 0 1 i 1 0 ... _ | 1 1 0 0 s s % C7.2.164 LD1R
0 x 0 0 1 1 0 1 i 1 0 ... _ | x x 0 s s s % C7.2.163 LD1 (single structure)
0 x 0 0 1 1 0 0 i 1 0 ... _ | 1 0 0 0 s s % C7.2.165 LD2 (multiple structures)
0 x 0 0 1 1 0 1 i 1 1 ... _ | 1 1 0 0 s s % C7.2.167 LD2R
0 x 0 0 1 1 0 1 i 1 1 ... _ | x x 0 s s s % C7.2.166 LD2 (single structure)
0 x 0 0 1 1 0 0 i 1 0 ... _ | 0 1 0 0 s s % C7.2.168 LD3 (multiple structures)
0 x 0 0 1 1 0 1 0 1 0 ... 0 | 1 1 1 0 s s % C7.2.170 LD3R
0 x 0 0 1 1 0 1 i 1 0 ... _ | x x 1 s s s % C7.2.169 LD3 (single structure)
0 x 0 0 1 1 0 0 0 1 0 ... 0 | 0 0 0 0 s s % C7.2.171 LD4 (multiple structures)
0 x 0 0 1 1 0 1 i 1 1 ... _ | 1 1 1 0 s s % C7.2.173 LD4R
0 x 0 0 1 1 0 1 i 1 1 ... _ | x x 1 s s s % C7.2.172 LD4 (single structure)
x x 1 0 1 1 0 0 0 1 _ ... _ | _ _ _ _ _ _ % C7.2.174 LDNP (SIMD&FP)
x x 1 0 1 1 0 i i 1 _ ... _ | _ _ _ _ _ _ % C7.2.175 LDP (SIMD&FP)
x x 1 1 1 1 0 0 x 1 0 ... _ | _ _ _ _ 0 1 % C7.2.176 LDR (immediate, SIMD&FP)
x x 0 1 1 1 0 0 _ _ _ ... _ | _ _ _ _ _ _ % C7.2.177 LDR (literal, SIMD&FP)
x x 1 1 1 1 0 0 x 1 1 ... _ | _ _ _ _ 1 0 % C7.2.178 LDR (register, SIMD&FP)
x x 1 1 1 1 0 0 x 1 0 ... _ | _ _ _ _ 0 0 % C7.2.179 LDUR (SIMD&FP)
0 x 1 0 1 1 1 1 s s i ... _ | 0 0 0 0 h 0 % C7.2.180 MLA (by element)
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 0 0 1 0 1 % C7.2.181 MLA (vector)
0 x 1 0 1 1 1 1 s s i ... _ | 0 1 0 0 h 0 % C7.2.182 MLS (by element)
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 0 0 1 0 1 % C7.2.183 MLS (vector)
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 0 0 0 0 1 % C7.2.184 MOV (scalar) % C7.2.32 DUP (element)
0 1 1 0 1 1 1 0 0 0 0 ... _ | 0 _ _ _ _ 1 % C7.2.185 MOV (element) % C7.2.160 INS (element)
0 1 0 0 1 1 1 0 0 0 0 ... _ | 0 0 0 1 1 1 % C7.2.186 MOV (from general) % C7.2.161 INS (general)
0 x 0 0 1 1 1 0 1 0 1 ... _ | 0 0 0 1 1 1 % C7.2.187 MOV (vector) % C7.2.198 ORR (vector, register)
0 x 0 0 1 1 1 0 0 0 0 ... 0 | 0 0 1 1 1 1 % C7.2.188 MOV (to general)
0 x s 0 1 1 1 1 0 0 0 ... _ | _ _ _ _ 0 1 % C7.2.189 MOVI
0 x 0 0 1 1 1 1 s s i ... _ | 1 0 0 0 h 0 % C7.2.190 MUL (by element)
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 0 0 1 1 1 % C7.2.191 MUL (vector)
0 x 1 0 1 1 1 0 0 0 1 ... 0 | 0 1 0 0 1 1 % C7.2.192 MVN % C7.2.195 NOT
0 x 1 0 1 1 1 1 0 0 0 ... _ | _ _ _ _ 0 1 % C7.2.193 MVNI
0 x 1 0 1 1 1 0 s s 1 ... 0 | 1 0 1 1 1 1 % C7.2.194 NEG (vector)
0 x 0 0 1 1 1 0 1 1 1 ... _ | 0 0 0 1 1 1 % C7.2.196 ORN (vector)
0 x 0 0 1 1 1 1 0 0 0 ... _ | _ _ _ 1 0 1 % C7.2.197 ORR (vector, immediate)
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 0 0 1 1 1 % C7.2.199 PMUL
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 1 1 0 0 0 % C7.2.200 PMULL, PMULL2
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 0 0 0 0 % C7.2.201 RADDHN, RADDHN2
1 1 0 0 1 1 1 0 0 1 1 ... _ | 1 0 0 0 1 1 % C7.2.202 RAX1
0 x 1 0 1 1 1 0 0 1 1 ... 0 | 0 1 0 1 1 0 % C7.2.203 RBIT (vector)
0 x 0 0 1 1 1 0 s s 1 ... 0 | 0 0 0 1 1 0 % C7.2.204 REV16 (vector)
0 x 1 0 1 1 1 0 s s 1 ... 0 | 0 0 0 0 1 0 % C7.2.205 REV32 (vector)
0 x 0 0 1 1 1 0 s s 1 ... 0 | 0 0 0 0 1 0 % C7.2.206 REV64
0 x 0 0 1 1 1 1 0 _ _ ... _ | 1 0 0 0 1 1 % C7.2.207 RSHRN, RSHRN2
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 1 0 0 0 % C7.2.208 RSUBHN, RSUBHN2
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 1 1 1 1 1 % C7.2.209 SABA
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 1 0 1 0 0 % C7.2.210 SABAL, SABAL2
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 1 1 1 0 1 % C7.2.211 SABD
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 1 1 1 0 0 % C7.2.212 SABDL, SABDL2
0 x 0 0 1 1 1 0 s s 1 ... 0 | 0 1 1 0 1 0 % C7.2.213 SADALP
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 0 0 0 0 % C7.2.214 SADDL, SADDL2
0 x 0 0 1 1 1 0 s s 1 ... 0 | 0 0 1 0 1 0 % C7.2.215 SADDLP
0 x 0 0 1 1 1 0 s s 1 ... 0 | 0 0 1 1 1 0 % C7.2.216 SADDLV
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 0 1 0 0 % C7.2.217 SADDW, SADDW2
0 x 0 i 1 1 1 1 0 _ _ ... _ | 1 1 1 0 0 1 % C7.2.218 SCVTF (vector, fixed-point)
0 x 0 i 1 1 1 0 0 i 1 ... 1 | 1 1 0 1 1 0 % C7.2.219 SCVTF (vector, integer)
x 0 0 1 1 1 1 0 s s 0 ... 0 | _ _ _ _ _ _ % C7.2.220 SCVTF (scalar, fixed-point)
x 0 0 1 1 1 1 0 s s 1 ... 0 | 0 0 0 0 0 0 % C7.2.221 SCVTF (scalar, integer)
0 x 0 0 1 1 1 1 s s i ... _ | 1 1 1 0 h 0 % C7.2.222 SDOT (by element)
0 x 0 0 1 1 1 0 s s 0 ... _ | 1 0 0 1 0 1 % C7.2.223 SDOT (vector)
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 0 0 0 0 0 % C7.2.224 SHA1C
0 1 0 1 1 1 1 0 0 0 1 ... 0 | 0 0 0 0 1 0 % C7.2.225 SHA1H
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 0 1 0 0 0 % C7.2.226 SHA1M
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 0 0 1 0 0 % C7.2.227 SHA1P
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 0 1 1 0 0 % C7.2.228 SHA1SU0
0 1 0 1 1 1 1 0 0 0 1 ... 0 | 0 0 0 1 1 0 % C7.2.229 SHA1SU1
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 1 0 1 0 0 % C7.2.230 SHA256H2
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 1 0 0 0 0 % C7.2.231 SHA256H
0 1 0 1 1 1 1 0 0 0 1 ... 0 | 0 0 1 0 1 0 % C7.2.232 SHA256SU0
0 1 0 1 1 1 1 0 0 0 0 ... _ | 0 1 1 0 0 0 % C7.2.233 SHA256SU1
1 1 0 0 1 1 1 0 0 1 1 ... _ | 1 0 0 0 0 0 % C7.2.234 SHA512H
1 1 0 0 1 1 1 0 0 1 1 ... _ | 1 0 0 0 0 1 % C7.2.235 SHA512H2
1 1 0 0 1 1 1 0 1 1 0 ... 0 | 1 0 0 0 0 0 % C7.2.236 SHA512SU0
1 1 0 0 1 1 1 0 0 1 1 ... _ | 1 0 0 0 1 0 % C7.2.237 SHA512SU1
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 0 0 0 1 % C7.2.238 SHADD
0 x 0 i 1 1 1 1 0 _ _ ... _ | 0 1 0 1 0 1 % C7.2.239 SHL
0 x 1 0 1 1 1 0 s s 1 ... 1 | 0 0 1 1 1 0 % C7.2.240 SHLL, SHLL2
0 x 0 0 1 1 1 1 0 _ _ ... _ | 1 0 0 0 0 1 % C7.2.241 SHRN, SHRN2
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 1 0 0 1 % C7.2.242 SHSUB
0 x 1 i 1 1 1 1 0 _ _ ... _ | 0 1 0 1 0 1 % C7.2.243 SLI
1 1 0 0 1 1 1 0 0 1 1 ... _ | 1 1 0 0 0 0 % C7.2.244 SM3PARTW1
1 1 0 0 1 1 1 0 0 1 1 ... _ | 1 1 0 0 0 1 % C7.2.245 SM3PARTW2
1 1 0 0 1 1 1 0 0 1 0 ... _ | 0 _ _ _ _ _ % C7.2.246 SM3SS1
1 1 0 0 1 1 1 0 0 1 0 ... _ | 1 0 i i 0 0 % C7.2.247 SM3TT1A
1 1 0 0 1 1 1 0 0 1 0 ... _ | 1 0 i i 0 1 % C7.2.248 SM3TT1B
1 1 0 0 1 1 1 0 0 1 0 ... _ | 1 0 i i 1 0 % C7.2.249 SM3TT2A
1 1 0 0 1 1 1 0 0 1 0 ... _ | 1 0 i i 1 1 % C7.2.250 SM3TT2B
1 1 0 0 1 1 1 0 1 1 0 ... 0 | 1 0 0 0 0 1 % C7.2.251 SM4E
1 1 0 0 1 1 1 0 0 1 1 ... _ | 1 1 0 0 1 0 % C7.2.252 SM4EKEY
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 1 1 0 0 1 % C7.2.253 SMAX
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 0 1 0 0 1 % C7.2.254 SMAXP
0 x 0 0 1 1 1 0 s s 1 ... 0 | 1 0 1 0 1 0 % C7.2.255 SMAXV
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 1 1 0 1 1 % C7.2.256 SMIN
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 0 1 0 1 1 % C7.2.257 SMINP
0 x 0 0 1 1 1 0 s s 1 ... 1 | 1 0 1 0 1 0 % C7.2.258 SMINV
0 x 0 0 1 1 1 1 s s i ... _ | 0 0 1 0 h 0 % C7.2.259 SMLAL, SMLAL2 (by element)
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 0 0 0 0 0 % C7.2.260 SMLAL, SMLAL2 (vector)
0 x 0 0 1 1 1 1 s s i ... _ | 0 1 1 0 h 0 % C7.2.261 SMLSL, SMLSL2 (by element)
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 0 1 0 0 0 % C7.2.262 SMLSL, SMLSL2 (vector)
0 x 0 0 1 1 1 0 0 0 0 ... _ | 0 0 1 0 1 1 % C7.2.263 SMOV
0 x 0 0 1 1 1 1 s s i ... _ | 1 0 1 0 h 0 % C7.2.264 SMULL, SMULL2 (by element)
0 x 0 0 1 1 1 0 s s 1 ... _ | 1 1 0 0 0 0 % C7.2.265 SMULL, SMULL2 (vector)
0 x 0 i 1 1 1 0 s s 1 ... 0 | 0 1 1 1 1 0 % C7.2.266 SQABS
0 x 0 i 1 1 1 0 s s 1 ... _ | 0 0 0 0 1 1 % C7.2.267 SQADD
0 x 0 i 1 1 1 1 s s i ... _ | 0 0 1 1 h 0 % C7.2.268 SQDMLAL, SQDMLAL2 (by element)
0 x 0 i 1 1 1 0 s s 1 ... _ | 1 0 0 1 0 0 % C7.2.269 SQDMLAL, SQDMLAL2 (vector)
0 x 0 i 1 1 1 1 s s i ... _ | 0 1 1 1 h 0 % C7.2.270 SQDMLSL, SQDMLSL2 (by element)
0 x 0 i 1 1 1 0 s s 1 ... _ | 1 0 1 1 0 0 % C7.2.271 SQDMLSL, SQDMLSL2 (vector)
0 x 0 i 1 1 1 1 s s i ... _ | 1 1 0 0 h 0 % C7.2.272 SQDMULH (by element)
0 x 0 i 1 1 1 0 s s 1 ... _ | 1 0 1 1 0 1 % C7.2.273 SQDMULH (vector)
0 x 0 0 1 1 1 1 s s i ... _ | 1 0 1 1 h 0 % C7.2.274 SQDMULL, SQDMULL2 (by element)
0 x 0 i 1 1 1 0 s s 1 ... _ | 1 1 0 1 0 0 % C7.2.275 SQDMULL, SQDMULL2 (vector)
0 x 1 i 1 1 1 0 s s 1 ... _ | 0 1 1 1 1 0 % C7.2.276 SQNEG
0 x 1 i 1 1 1 1 s s i ... _ | 1 1 0 1 h 0 % C7.2.277 SQRDMLAH (by element)
0 x 1 i 1 1 1 0 s s 0 ... _ | 1 0 0 0 0 1 % C7.2.278 SQRDMLAH (vector)
0 x 1 i 1 1 1 1 s s i ... _ | 1 1 1 1 h 0 % C7.2.279 SQRDMLSH (by element)
0 x 1 i 1 1 1 0 s s 0 ... _ | 1 0 0 0 1 1 % C7.2.280 SQRDMLSH (vector)
0 x 0 i 1 1 1 1 s s i ... _ | 1 1 0 1 h 0 % C7.2.281 SQRDMULH (by element)
0 x 1 i 1 1 1 0 s s 1 ... _ | 1 0 1 1 0 1 % C7.2.282 SQRDMULH (vector)
0 x 0 i 1 1 1 0 s s 1 ... _ | 0 1 0 1 1 1 % C7.2.283 SQRSHL
0 x 0 i 1 1 1 1 0 _ _ ... _ | 1 0 0 1 1 1 % C7.2.284 SQRSHRN, SQRSHRN2
0 x 1 i 1 1 1 1 0 _ _ ... _ | 1 0 0 0 1 1 % C7.2.285 SQRSHRUN, SQRSHRUN2
0 x 0 i 1 1 1 1 0 _ _ ... _ | 0 1 1 1 0 1 % C7.2.286 SQSHL (immediate)
0 x 0 i 1 1 1 0 s s 1 ... _ | 0 1 0 0 1 1 % C7.2.287 SQSHL (register)
0 x 1 0 1 1 1 1 0 _ _ ... _ | 0 1 1 0 0 1 % C7.2.288 SQSHLU
0 x 0 i 1 1 1 1 0 _ _ ... _ | 1 0 0 1 0 1 % C7.2.289 SQSHRN, SQSHRN2
0 x 1 i 1 1 1 1 0 _ _ ... _ | 1 0 0 0 0 1 % C7.2.290 SQSHRUN, SQSHRUN2
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 1 0 1 1 % C7.2.291 SQSUB
0 x 0 0 1 1 1 0 s s 1 ... 1 | 0 1 0 0 1 0 % C7.2.292 SQXTN, SQXTN2
0 x 1 0 1 1 1 0 s s 1 ... 1 | 0 0 1 0 1 0 % C7.2.293 SQXTUN, SQXTUN2
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 0 1 0 1 % C7.2.294 SRHADD
0 x 1 i 1 1 1 1 0 _ _ ... _ | 0 1 0 0 0 1 % C7.2.295 SRI
0 x 0 i 1 1 1 0 s s 1 ... _ | 0 1 0 1 0 1 % C7.2.296 SRSHL
0 x 0 i 1 1 1 1 0 _ _ ... _ | 0 0 1 0 0 1 % C7.2.297 SRSHR
0 x 0 i 1 1 1 1 0 _ _ ... _ | 0 0 1 1 0 1 % C7.2.298 SRSRA
0 x 0 i 1 1 1 0 s s 1 ... _ | 0 1 0 0 0 1 % C7.2.299 SSHL
0 x 0 i 1 1 1 1 0 _ _ ... _ | 0 0 0 0 0 1 % C7.2.301 SSHR
0 x 0 i 1 1 1 1 0 _ _ ... _ | 0 0 0 1 0 1 % C7.2.302 SSRA
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 1 0 0 0 % C7.2.303 SSUBL, SSUBL2
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 0 1 1 0 0 % C7.2.304 SSUBW, SSUBW2
0 x 0 0 1 1 0 0 i 0 0 ... _ | x x 1 x s s % C7.2.305 ST1 (multiple structures)
0 x 0 0 1 1 0 1 i 0 0 ... _ | x x 0 s s s % C7.2.306 ST1 (single structure)
0 x 0 0 1 1 0 0 i 0 0 ... _ | 1 0 0 0 s s % C7.2.307 ST2 (multiple structures)
0 x 0 0 1 1 0 1 i 0 1 ... _ | x x 0 s s s % C7.2.308 ST2 (single structure)
0 x 0 0 1 1 0 0 i 0 0 ... _ | 0 1 0 0 s s % C7.2.309 ST3 (multiple structures)
0 x 0 0 1 1 0 1 i 0 0 ... _ | x x 1 s s s % C7.2.310 ST3 (single structure)
0 x 0 0 1 1 0 0 x 0 0 ... _ | 0 0 0 0 s s % C7.2.311 ST4 (multiple structures)
0 x 0 0 1 1 0 1 0 0 1 ... 0 | x x 1 s s s % C7.2.312 ST4 (single structure)
s s 1 0 1 1 0 0 0 0 _ ... _ | _ _ _ _ _ _ % C7.2.313 STNP (SIMD&FP)
s s 1 0 1 1 0 i i 0 _ ... _ | _ _ _ _ _ _ % C7.2.314 STP (SIMD&FP)
s s 1 1 1 1 0 0 x 0 0 ... _ | _ _ _ _ i 1 % C7.2.317 STUR (SIMD&FP)
s s 1 1 1 1 0 0 x 0 1 ... _ | _ _ _ _ 1 0 % C7.2.316 STR (register, SIMD&FP)
s s 1 1 1 1 0 0 x 0 0 ... _ | _ _ _ _ 0 0 % C7.2.317 STUR (SIMD&FP)
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 0 0 0 0 1 % C7.2.318 SUB (vector)
0 x 0 0 1 1 1 0 s s 1 ... _ | 0 1 1 0 0 0 % C7.2.319 SUBHN, SUBHN2
0 x 0 0 1 1 1 0 s s 1 ... 0 | 0 0 1 1 1 0 % C7.2.320 SUQADD
0 x 0 0 1 1 1 1 0 _ _ ... 0 | 1 0 1 0 0 1 % C7.2.321 SXTL, SXTL2 % C7.2.300 SSHLL, SSHLL2
0 x 0 0 1 1 1 0 0 0 0 ... _ | 0 i i 0 0 0 % C7.2.322 TBL
0 x 0 0 1 1 1 0 0 0 0 ... _ | 0 i i 1 0 0 % C7.2.323 TBX
0 x 0 0 1 1 1 0 s s 0 ... _ | 0 0 1 0 1 0 % C7.2.324 TRN1
0 x 0 0 1 1 1 0 s s 0 ... _ | 0 1 1 0 1 0 % C7.2.325 TRN2
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 1 1 1 1 % C7.2.326 UABA
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 0 1 0 0 % C7.2.327 UABAL, UABAL2
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 1 1 0 1 % C7.2.328 UABD
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 1 1 0 0 % C7.2.329 UABDL, UABDL2
0 x 1 0 1 1 1 0 s s 1 ... 0 | 0 1 1 0 1 0 % C7.2.330 UADALP
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 0 0 0 0 0 % C7.2.331 UADDL, UADDL2
0 x 1 0 1 1 1 0 s s 1 ... 0 | 0 0 1 1 0 1 % C7.2.332 UADDLP
0 x 1 0 1 1 1 0 s s 1 ... 0 | 0 0 1 1 1 0 % C7.2.333 UADDLV
0 x 1 0 1 1 1 1 0 _ _ ... _ | 1 1 1 0 0 1 % C7.2.335 UCVTF (vector, fixed-point)
0 x 1 1 1 1 1 0 0 s 1 ... 1 | 1 1 0 1 1 0 % C7.2.336 UCVTF (vector, integer)
x 0 0 1 1 1 1 0 s s 0 ... 1 | _ _ _ _ _ _ % C7.2.337 UCVTF (scalar, fixed-point)
x 0 0 1 1 1 1 0 s s 1 ... 1 | 0 0 0 0 0 0 % C7.2.338 UCVTF (scalar, integer)
0 x 1 0 1 1 1 1 s s i ... _ | 1 1 1 0 h 0 % C7.2.339 UDOT (by element)
0 x 1 0 1 1 1 0 s s 0 ... _ | 1 0 0 1 0 1 % C7.2.340 UDOT (vector)
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 0 0 0 0 1 % C7.2.341 UHADD
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 0 1 0 0 1 % C7.2.342 UHSUB
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 1 0 0 1 % C7.2.343 UMAX
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 0 1 0 0 1 % C7.2.344 UMAXP
0 x 1 0 1 1 1 0 s s 1 ... 0 | 1 0 1 0 1 0 % C7.2.345 UMAXV
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 1 0 1 1 % C7.2.346 UMIN
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 0 1 0 1 1 % C7.2.347 UMINP
0 x 1 0 1 1 1 0 s s 1 ... 1 | 1 0 1 0 1 0 % C7.2.348 UMINV
0 x 1 0 1 1 1 1 s s i ... _ | 0 0 1 0 h 0 % C7.2.349 UMLAL, UMLAL2 (by element)
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 0 0 0 0 0 % C7.2.350 UMLAL, UMLAL2 (vector)
0 x 1 0 1 1 1 1 s s i ... _ | 0 1 1 0 h 0 % C7.2.351 UMLSL, UMLSL2 (by element)
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 0 1 0 0 0 % C7.2.352 UMLSL, UMLSL2 (vector)
0 x 0 0 1 1 1 0 0 0 0 ... _ | 0 0 1 1 1 1 % C7.2.353 UMOV
0 x 1 0 1 1 1 1 s s i ... _ | 1 0 1 0 h 0 % C7.2.354 UMULL, UMULL2 (by element)
0 x 1 0 1 1 1 0 s s 1 ... _ | 1 1 0 0 0 0 % C7.2.355 UMULL, UMULL2 (vector)
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 0 0 0 1 1 % C7.2.356 UQADD
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 1 0 1 1 1 % C7.2.357 UQRSHL
0 x 1 0 1 1 1 1 0 _ _ ... _ | 1 0 0 1 1 1 % C7.2.358 UQRSHRN, UQRSHRN2
0 x 1 i 1 1 1 1 0 _ _ ... _ | 0 1 1 1 0 1 % C7.2.359 UQSHL (immediate)
0 x 1 i 1 1 1 0 s s 1 ... _ | 0 1 0 0 1 1 % C7.2.360 UQSHL (register)
0 x 1 0 1 1 1 1 0 _ _ ... _ | 1 0 0 1 0 1 % C7.2.361 UQSHRN, UQSHRN2
0 x 1 i 1 1 1 0 s s 1 ... _ | 0 0 1 0 1 1 % C7.2.362 UQSUB - Unsigned saturating Subtract.
0 x 1 i 1 1 1 0 s s 1 ... 1 | 0 1 0 0 1 0 % C7.2.363 UQXTN, UQXTN2 - Unsigned saturating extract Narrow.
0 x 0 0 1 1 1 0 1 s 1 ... 1 | 1 1 0 0 1 0 % C7.2.364 URECPE - Unsigned Reciprocal Estimate.
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 0 0 1 0 1 % C7.2.365 URHADD Unsigned Rounding Halving Add.
0 x 1 i 1 1 1 0 s s 1 ... _ | 0 1 0 1 0 1 % C7.2.366 URSHL - Unsigned Rounding Shift Left (register).
0 1 1 1 1 1 1 1 0 _ _ ... _ | 0 0 1 0 0 1 % C7.2.367 URSHR - Unsigned Rounding Shift Right (immediate).
0 x 1 0 1 1 1 0 1 s 1 ... 1 | 1 1 0 0 1 0 % C7.2.368 URSQRTE - Unsigned Reciprocal Square Root Estimate.
0 1 1 1 1 1 1 1 0 _ _ ... _ | 0 0 1 1 0 1 % C7.2.369 URSRA
0 1 1 1 1 1 1 0 s s 1 ... _ | 0 1 0 0 0 1 % C7.2.370 USHL - Unsigned Shift Left (register).
0 x 1 0 1 1 1 1 0 _ _ ... 0 | 1 0 1 0 0 1 % C7.2.371 USHLL, USHLL2 % C7.2.377 UXTL, UXTL2
0 1 1 1 1 1 1 1 0 _ _ ... _ | 0 0 0 0 0 1 % C7.2.372 USHR - Unsigned Shift Right (immediate).
0 x 1 s 1 1 1 0 s s 1 ... 0 | 0 0 0 1 1 1 % C7.2.373 USQADD
0 1 1 1 1 1 1 1 0 _ _ ... _ | 0 0 0 1 0 1 % C7.2.374 USRA
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 0 1 0 0 0 % C7.2.375 USUBL, USUBL2
0 x 1 0 1 1 1 0 s s 1 ... _ | 0 0 1 1 0 0 % C7.2.376 USUBW, USUBW2 - Unsigned Subtract Wide.
0 x 0 0 1 1 1 0 s s 0 ... _ | 0 0 0 1 1 0 % C7.2.378 UZP1 - Unzip vectors (primary).
0 x 0 0 1 1 1 0 s s 0 ... _ | 0 1 0 1 1 0 % C7.2.379 UZP2 - Unzip vectors (secondary).
1 1 0 0 1 1 1 0 1 0 0 ... _ | _ _ _ _ _ _ % C7.2.380 XAR - Exclusive OR and Rotate.
0 x 0 0 1 1 1 0 s s 1 ... 1 | 0 0 1 0 1 0 % C7.2.381 XTN, XTN2 - Extract Narrow.
0 x 0 0 1 1 1 0 s s 0 ... _ | 0 0 1 1 1 0 % C7.2.382 ZIP1 - Zip vectors (primary).
0 x 0 0 1 1 1 0 s s 0 ... _ | 0 1 1 1 1 0 % C7.2.383 ZIP2 - Zip vectors (secondary).