Verilog part of the project For the actual code refer to the folder "innovative electronic door" , here I have only displayed the project . Block diagram of the project Design Module TestBench Verilog Output
