{"payload":{"header_redesign_enabled":false,"results":[{"id":"251418791","archived":false,"color":"#DAE1C2","followers":42,"has_funding_file":false,"hl_name":"ben-marshall/croyde-riscv","hl_trunc_description":"A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":251418791,"name":"croyde-riscv","owner_id":5851623,"owner_login":"ben-marshall","updated_at":"2022-01-31T09:21:35.176Z","has_issues":true}},"sponsorable":false,"topics":["cryptography","microcontroller","cpu","crypto","verilog","mit-license","systemverilog","risc","formal-verification","yosys","risc-v","verilator","micro-controller","riscv64"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aben-marshall%252Fcroyde-riscv%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ben-marshall/croyde-riscv/star":{"post":"qx7dJiR-Hnl077EVkPZkJjvB7yki183OrcVa9Mrreipe_s_22TqGtSkHc3dQuC8RbXRTairuhh2rnWmEhSanoA"},"/ben-marshall/croyde-riscv/unstar":{"post":"qGkNxCDYTewgtcXjlryEY8L_UEcbCm9O1MgUsRw9ZP1eUq9tTtuKe-aODRrzYcXsDv86Vao4uMIUa7K_bIqcHQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Hra--PDldJeJHMl8YiZDM6HZHqJuW2RZ5FPG2axIsbwRWewT4iXGEUgD5oqyKhqd6Y1N1yXv2Gc6K9L3GytZ2g"}}},"title":"Repository search results"}