{"payload":{"header_redesign_enabled":false,"results":[{"id":"93821778","archived":false,"color":"#3572A5","followers":12,"has_funding_file":false,"hl_name":"benreynwar/slvcodec","hl_trunc_description":"Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":93821778,"name":"slvcodec","owner_id":392964,"owner_login":"benreynwar","updated_at":"2024-02-27T18:10:38.349Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":88,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Abenreynwar%252Fslvcodec%2B%2Blanguage%253APython","metadata":null,"csrf_tokens":{"/benreynwar/slvcodec/star":{"post":"0X2WSMZe_JTLE_VZ-pFnns_oG4nT-3dCferrlrn-2s1DH5YqLnSEz0sEnPtxTWa7fOCgptVBE5YhBGSDWz6DIw"},"/benreynwar/slvcodec/unstar":{"post":"_8iXqzGcH1woHuV3p9uS9241aBC3d5wu4r-IOWHuJmPtq8TRsttDDVhuXPVQn2oAs_vy9dUULvK-6_YBD2YdrA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"CW9Wapj5dmAlHbVsSrZlvmPUo9T4AvEuVkKpv6io54v-fIptSMlsIVVdZgnURzFuu4WbSoyrIRbmzkRuBFuVGQ"}}},"title":"Repository search results"}