New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Force bsg_cache_dma cache line alignment #481

Open

dpetrisko opened this issue Aug 3, 2021 · 0 comments

Labels

Contributor

dpetrisko commented Aug 3, 2021

We can trim off the low bits of the address in the DMA packet, since they are constant for cache line transfers

dpetrisko added the enhancement label

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment