lab4-0 problem #140
Unanswered
AsWhiteAsTofu
asked this question in
Q&A
Replies: 1 comment
-
一般來說流程是synthesis -> implementation -> generate bitstream, |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
想請問一下,在執行 Generate Caravel SoC FPGA Bitstream from Xilinx Vivado 的 Xilinx Vivado Synthesis 步驟時,執行
$ ./run_vivado
會顯示ERROR: [Common 17-69] Command failed: Run 'impl_1' has not been launched. Unable to open
,想請問該如何解決 謝謝Beta Was this translation helpful? Give feedback.
All reactions