Replies: 1 comment 7 replies
-
同學好
|
Beta Was this translation helpful? Give feedback.
7 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
大家好,下面兩張圖是我在做模擬時的波型以及log,沒意外的話UART應該是有功能的,且中斷也是在main的最後才執行。
但是使用FPGA後,UART沒有傳回hello,如下圖。
目前有點無從下手,想請問可能是哪個部分有出錯,或是能夠從哪邊下手debug ? 謝謝大家 !
Beta Was this translation helpful? Give feedback.
All reactions