Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Disable FPGA workflows in main-2.x #1833

Merged
merged 1 commit into from
Dec 4, 2024

Conversation

bluegate010
Copy link
Contributor

Can re-enable when the FPGA CI works again in that branch.

Can re-enable when the FPGA CI works again in that branch.
@korran korran self-requested a review December 3, 2024 23:20
@bluegate010 bluegate010 requested a review from korran December 3, 2024 23:27
@korran korran merged commit d1447ab into chipsalliance:main-2.x Dec 4, 2024
5 checks passed
@bluegate010 bluegate010 deleted the fpga-fix branch December 4, 2024 01:32
@mhatrevi mhatrevi added the Caliptra v2.0 Items to be considered for v2.0 Release label Dec 4, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Caliptra v2.0 Items to be considered for v2.0 Release
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants