{"payload":{"header_redesign_enabled":false,"results":[{"id":"188263117","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"ckevar/IIR-Filter","hl_trunc_description":"IIR Filter for audio application","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":188263117,"name":"IIR-Filter","owner_id":15257807,"owner_login":"ckevar","updated_at":"2019-05-28T10:40:15.382Z","has_issues":true}},"sponsorable":false,"topics":["fpga","filter","vhdl","audio-applications","digital-signals","xilinx","digital-signal-processing","iir","filtering","xilinx-fpga","audio-processing","filter-design","vhdl-modules","vhdl-code","digital-signal-filtering","vhdl-examples","iir-filter","xilinx-zynq","fpga-programming","digital-signal"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ackevar%252FIIR-Filter%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ckevar/IIR-Filter/star":{"post":"UCV5bSjmcWuNJd6GXcfrsISz2UctKgTWohqI0RGRYjXSndy3fcS719xah6FzEKpSEJr6h0FCSe9xhbMAo2QKEw"},"/ckevar/IIR-Filter/unstar":{"post":"RYgpb8Qw69wD_-BSMRNqP050EkapYXFQ8bcaqNlcoF8Gd4wlf6ovRQc3Bkw6mGR90YdCbaYvDCA9vhC1pYxdjA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"OJp9oh8vyY07ThTBB0QPujzRwIkarSzZzFlAu_h4eJH1Kya5Da2bOt7cFouiKi_r-n7KngjS7b-gj4vVdvqjaw"}}},"title":"Repository search results"}