Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ASIC Flows for Evaluation #416

Open
3 tasks
UnsignedByte opened this issue Feb 22, 2024 · 2 comments
Open
3 tasks

ASIC Flows for Evaluation #416

UnsignedByte opened this issue Feb 22, 2024 · 2 comments

Comments

@UnsignedByte
Copy link
Collaborator

To show off the capabililties of XLS, we want to test it on ASIC instead of FPGA, and so we should try to get that working. For now, I've managed to install it in nix-shell in the devcontainer, but I spoke with Adrian and he mentioned it might be easier to install the docker-based version on the actual SSH machine provided it doesn't install a bunch of alternative stuff. This is more exploratory than the FFTs, so I'll hold off on it for now.

I'll try to write some scripts to synthesize some verilog and see if it works next.

  • Install openlane on havarti
  • Test synthesis
  • Automate testing? Also need to automate zeroing in on clock period and density parameters.
@rachitnigam
Copy link
Member

Cool! FWIW, the FoSSI people have a container with a bunch of these tools already installed. I think you can take a look at F4GA or OpenROAD and see where these containers are

@UnsignedByte
Copy link
Collaborator Author

Thats great, I'll take a look at that.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants