Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[LoongArch64/RiscV] Add memory barriers to native AOT asm helpers #106219

Open
jkotas opened this issue Aug 10, 2024 · 2 comments
Open

[LoongArch64/RiscV] Add memory barriers to native AOT asm helpers #106219

jkotas opened this issue Aug 10, 2024 · 2 comments
Labels
Milestone

Comments

@jkotas
Copy link
Member

jkotas commented Aug 10, 2024

This issue tracks adding memory barrier to native AOT R2R asm helpers on LoongArch64 and RiscV

See #106004 for arm and arm64 of the change.

@jkotas jkotas added area-NativeAOT-coreclr arch-loongarch64 arch-riscv Related to the RISC-V architecture labels Aug 10, 2024
@jkotas jkotas added this to the Future milestone Aug 10, 2024
Copy link
Contributor

Tagging subscribers to this area: @agocke, @MichalStrehovsky, @jkotas
See info in area-owners.md if you want to be subscribed.

@jkotas
Copy link
Member Author

jkotas commented Aug 10, 2024

cc @dotnet/samsung @shushanhf @LuckyXu-HF

@jkotas jkotas changed the title [LoongArch64/RiscV] memory barriers to native AOT asm helpers [LoongArch64/RiscV] Add memory barriers to native AOT asm helpers Aug 10, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
Status: No status
Development

No branches or pull requests

1 participant