Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

litex_setup: Add installation support for OpenRisc/LM32/PowerPC GCC toolchains. #1083

Open
enjoy-digital opened this issue Oct 26, 2021 · 2 comments

Comments

@enjoy-digital
Copy link
Owner

RISC-V toolchain can be currently installed with ./litex_setup.py gcc and provides an easy way for users to install the RISC-V GCC toolchain while also being convenient for CI regression tests of the CPUs.

We should also provide installation support for the other supported CPUs.

@mithro
Copy link
Collaborator

mithro commented Oct 30, 2021

Just FYI, there are a bunch of packaging efforts - like cross compilers needed for soft-CPUs used in like LiteX under the https://github.com/hdl organization. This includes distribution with things like conda, containers, native packages and static binaries.

In theory https://github.com/hdl/conda-compilers was suppose to provide cross-compilers for all supported LiteX architectures on Linux + Mac + Windows. I'm unclear what the status is despite it being tracked at https://j.mp/edda-status -- @PiotrZierhoffer - Do you know where things got too?

@umarcor Do you know the state of cross compiler toolchains for the various architectures LiteX needs in the other distribution systems?

@umarcor
Copy link
Collaborator

umarcor commented Dec 7, 2021

On MSYS2, I know several "popular" architectures are supported (arm-none-eabi, avr, m68k-apple-macos, powerpc-apple-macos, riscv64-unknown-elf). I do use the riscv64 to compile software for NEORV32. However, I don't maintain those packages on MINGW-packages. That's done by other people in the MSYS2 community.

On hdl/containers, we don't provide software compilation tooling yet. I am focused on HDL's, and FPGAs, slowly introducing ASIC tooling. Providing images for other HDLs/languages/frameworks such as LiteX, Chisel or SpinalHDL falls within my scope (see hdl/containers#16), but building software toolchains is not something I can add to my list. Nevertheless, contributions and shared maintenance would be welcome in that area.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

3 participants