{"payload":{"header_redesign_enabled":false,"results":[{"id":"165844818","archived":false,"color":"#b2b7f8","followers":104,"has_funding_file":false,"hl_name":"esa-tu-darmstadt/tapasco","hl_trunc_description":"The Task Parallel System Composer (TaPaSCo)","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":165844818,"name":"tapasco","owner_id":45965789,"owner_login":"esa-tu-darmstadt","updated_at":"2024-08-08T11:48:31.902Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hardware","hardware-acceleration","fpga-soc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":4,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aesa-tu-darmstadt%252Ftapasco%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/esa-tu-darmstadt/tapasco/star":{"post":"ZmSmesowggRSoLHC3DVZ8aEw1OcAFji88txW_O_IZgBCjHgZX4rRcZq-y_LZDsUe_5sVC_ys8z4ezSAYsL6GCw"},"/esa-tu-darmstadt/tapasco/unstar":{"post":"IGwhWWyG36Gy7HKCh9zNeYnE3HVu02eZYLzwXoEvspMvFl2-t0thT3myCEjkvLfE9bxyjx5-ITwHId9MD0gI9Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"heRphqwEB0uR14Xq7gnJKMFoSENjUGY07iuzOAwAH-yev8sI57h5J6-aD1nS79o7yupQt6zvVl_7tY6RGjkx5g"}}},"title":"Repository search results"}