Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RVV implementation #9

Open
camel-cdr opened this issue Jul 29, 2023 · 0 comments
Open

RVV implementation #9

camel-cdr opened this issue Jul 29, 2023 · 0 comments

Comments

@camel-cdr
Copy link

camel-cdr commented Jul 29, 2023

Hi, I've written a shishua like implementation using the risc-v scalable vector isa: https://gist.github.com/camel-cdr/495937d851b39a85ac3be515e4dd132e

Would this be a thing worth including in this repo, and if so, do there need to be any changes?

It's written in assembly, because it uses a technique not exposed by the C intrinsics: Setting elements in a vector by accessing it through multiple lower LMUL registers. It seems to be possible but quite verbose.

Feedback in the implementation would also be appreciated.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant