{"payload":{"header_redesign_enabled":false,"results":[{"id":"345311561","archived":false,"color":"#b2b7f8","followers":11,"has_funding_file":false,"hl_name":"fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization","hl_trunc_description":"Projects and labs from the courses dictated in <a href=\"https://www.coursera.org/specializations/fpga-design\" rel=\"nofollow\">https://www.coursera.org/specializations/fpga-design</a>. Projects are sometimes simulated, an…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":345311561,"name":"CourseraFPGADesignforEmbeddedSystemsSpecialization","owner_id":9550134,"owner_login":"fjpolo","updated_at":"2021-03-22T13:19:16.073Z","has_issues":true}},"sponsorable":false,"topics":["fpga","arrow","vhdl","intel","coursera","rtl","verilog","altera","hdl","vlsi","max10","max1000","max10-lite"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afjpolo%252FCourseraFPGADesignforEmbeddedSystemsSpecialization%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization/star":{"post":"U7hTnT7NRtLOfo5DWoPXeohkEgU7zVXnocaGoJ3aIy9bDvW8-ar_THaxVQM-fuCiWgcY3cH3HHBkYtdlBdsW8A"},"/fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization/unstar":{"post":"R9IhVJ0-f7XPYjClOcJ_7TowfsrfzR2cb7nsZ7xdsBUUX6av8IQcZFxFGoD31Qlltyw5Tcd2JtrzZRttqKX4zg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GyziBzD77g_072sCb9X8dWup8cCx08X3Xq538kP4kUrQvQKFOkHqQd5qS9k4mZLga2V_tQq00Obwm_wJvWP9fg"}}},"title":"Repository search results"}