{"payload":{"header_redesign_enabled":false,"results":[{"id":"179526741","archived":false,"color":"#adb2cb","followers":4,"has_funding_file":false,"hl_name":"franout/DLX_project","hl_trunc_description":"Deluxe RISC processor","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":179526741,"name":"DLX_project","owner_id":28490732,"owner_login":"franout","updated_at":"2020-09-17T13:52:42.008Z","has_issues":true}},"sponsorable":false,"topics":["simulation","microprocessor","synthesis","systemverilog","hardware-designs","testbench","dlx","risc-processor","computerarchitecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afranout%252FDLX_project%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/franout/DLX_project/star":{"post":"LCeR3xG0WgM8W34kqMAbTaqQIOZI8mNJFQrSux4oOpExO0uqu9EmSpGfUXK5pXuewVrMPxYoATSpzbWMqkt7Vw"},"/franout/DLX_project/unstar":{"post":"tpjwClE8bVoJcyJW66xIES2qZTFkSow_ULC1gRcSHstSBqi5NE_h0BNW39C6FkWn9H-hAjNqEwAyD7zT0ofo0w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ubGC5tt4AxRl34E7qGHgJl1vWBVeTEyxIUV5-PTmqWCaAwrI9s5fVig3iWd-jlDPgbw_c6Yb1IGzHDUNn0mDtg"}}},"title":"Repository search results"}