-
Notifications
You must be signed in to change notification settings - Fork 24
/
Copy pathxenon.dts
157 lines (145 loc) · 3.95 KB
/
xenon.dts
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
/*
* xenon.dts - Xbox360 Game Console device tree.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
/ {
model = "Xenon Game Console";
compatible = "XENON";
#address-cells = <2>;
#size-cells = <1>;
/* CHECKME: is this required? */
chosen {
linux,platform = <00000801>;
};
memory {
device_type = "memory";
reg = <00000000 00000000 1e000000>;
};
cpus {
#cpus = <6>;
#address-cells = <1>;
#size-cells = <0>;
Xenon,PPE@0 {
device_type = "cpu";
linux,boot-cpu;
reg = <0>;
clock-frequency = <BE420E00>; // 3192 MHz
timebase-frequency = <2F90838>; // 3192/64 MHz = 49.875 MHz
i-cache-size = <8000>;
i-cache-line-size = <80>;
d-cache-size = <8000>;
d-cache-line-size = <80>;
/* this must be configured with regard to the HID6:LB value */
ibm,segment-page-sizes = <
C 0 1 c 0 // 4k page
10 100 1 10 00 // 64k pages
18 110 1 18 01 // 16M pages
>;
};
Xenon,PPE@1 {
device_type = "cpu";
reg = <1>;
clock-frequency = <BE420E00>;
timebase-frequency = <2F90838>;
i-cache-size = <8000>;
i-cache-line-size = <80>;
d-cache-size = <8000>;
d-cache-line-size = <80>;
};
Xenon,PPE@2 {
device_type = "cpu";
reg = <2>;
clock-frequency = <BE420E00>;
timebase-frequency = <2F90838>;
i-cache-size = <8000>;
i-cache-line-size = <80>;
d-cache-size = <8000>;
d-cache-line-size = <80>;
};
Xenon,PPE@3 {
device_type = "cpu";
reg = <3>;
clock-frequency = <BE420E00>;
timebase-frequency = <2F90838>;
i-cache-size = <8000>;
i-cache-line-size = <80>;
d-cache-size = <8000>;
d-cache-line-size = <80>;
};
Xenon,PPE@4 {
device_type = "cpu";
reg = <4>;
clock-frequency = <BE420E00>;
timebase-frequency = <2F90838>;
i-cache-size = <8000>;
i-cache-line-size = <80>;
d-cache-size = <8000>;
d-cache-line-size = <80>;
};
Xenon,PPE@5 {
device_type = "cpu";
reg = <5>;
clock-frequency = <BE420E00>;
timebase-frequency = <2F90838>;
i-cache-size = <8000>;
i-cache-line-size = <80>;
d-cache-size = <8000>;
d-cache-line-size = <80>;
};
};
pci {
compatible = "xenon";
device_type = "pci";
#address-cells = <3>; // phy up, mid, low
#size-cells = <1>;
#interrupt-cells = <1>;
interrupt-parent = <40000>;
// interrupts = <18 2>;
interrupt-map-mask = <f900 0 0 0>; // type, lower, upper, irq
interrupt-map = <
0000 0 0 0 40000 44 // audio out (?)
0800 0 0 0 40000 24 // SATA cdrom
1000 0 0 0 40000 20 // SATA disk
2000 0 0 0 40000 2c // USB OHCI #1
2100 0 0 0 40000 30 // USB EHCI #1
2800 0 0 0 40000 34 // USB OHCI #2
2900 0 0 0 40000 38 // USB EHCI #2
3800 0 0 0 40000 4c // Enet
4000 0 0 0 40000 18 // Flash
4800 0 0 0 40000 40 // XMA (?)
5000 0 0 0 40000 14 // SMM, GPIO, ...
>;
bus-range = <0 0>;
ranges = <
02000000 00000000 80000000 00000200 80000000 80000000 // PCI space at 80000000 is mapped to 200 80000000
02000000 00000000 00000000 00000000 00000000 20000000 // RAM is 1:1 mapped
>;
};
interrupt-controller {
compatible = "xenon";
linux,phandle = <40000>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <1>;
built-in;
reg = <00000200 00050000 6000>;
interrupts = <
7c 78 74 70 6c 68 64 60
5c 58 54 50 4c 48 44 40
3c 38 34 30 2c 28 24 20
1c 18 14 10 0c 08 04
>;
};
};