Skip to content

hayaoR/fpga_clahe

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

15 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

fpga_clahe

  • This is the FPGA clahe code written in Vivado HLS.
  • We use Vivado 2019.1 and Vivado HLS 2019.1.
  • target board is PYNQ Z1.
  • target frequency is 111 MHz for 1920x1080 and 125 MHz for 512x512.
  • the source code is in .setting dirctory.

About

No description, website, or topics provided.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • HTML 51.7%
  • C++ 42.9%
  • C 5.4%