{"payload":{"header_redesign_enabled":false,"results":[],"type":"repositories","page":1,"page_count":0,"elapsed_millis":61,"errors":[],"result_count":0,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahyn0027%252FRISC-V-CPU%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/sponsors/batch_deferred_sponsor_buttons":{"post":"hzThA3VqNE72xYkwuvxL5tFZ6hbOwTPDzJr0MG0tFcj4rj82dQUn8Ed8kjiksJ7pu8zvBJ-uVEfkm1AB7io1wA"}}},"title":"Repository search results"}