{"payload":{"header_redesign_enabled":false,"results":[{"id":"617292356","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"imhcyx/axi.vh","hl_trunc_description":"Verilog header for easier AXI interface declaration & connection","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":617292356,"name":"axi.vh","owner_id":3443722,"owner_login":"imhcyx","updated_at":"2023-03-22T05:17:50.140Z","has_issues":true}},"sponsorable":false,"topics":["hardware","verilog","axi"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aimhcyx%252Faxi.vh%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/imhcyx/axi.vh/star":{"post":"ys-6WC0S8p96TXUplywA_B46rKo49M63N2ssvCvLlVquIegEzgtkDSdA1zhh2GlC1WIP8GxQ1IAgO9qB_bcWmg"},"/imhcyx/axi.vh/unstar":{"post":"ET_k2GVneAPvb1oxqmBLhK79sjPrvvL0DAA5cWrAKsxYd_NRmICdCcgwAa4ZJqIINjmI5BGyl4uUAcjmClkBHw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"f05NWSreuEyoMMyKkmIymlM7RrTKeqw4zBMfZZJQdAzsbt6ApTKBI_XiRGXh5mjnd7B8poYuGWQKQVKuabeOVQ"}}},"title":"Repository search results"}