You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Hi Jan,
thanks for the great project.
I just tried reproducing it locally and ran into missing component issues: Warning (125092): Tcl Script File ../qsys/system/synthesis/system.qip not found
And then during compilation: Error (12006): Node instance "inst_system" instantiates undefined entity "system". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Therefore I went back to the blinky example which worked as expected. 🥳
When I update to your second commit I run into this issue: Error (12252): System.clock_counter_0: Component clock_counter 1.0 not found or could not be instantiated
I'm assuming that all of these errors are related to my local library setup not being configured properly.
So far all I did was take your project and open it with quartus.
This is probably a very easy question but I have been mainly using Vivado and Yosys so I'm not super familiar with quartus.
Best wishes
Martin
The text was updated successfully, but these errors were encountered:
Sorry, I am in the process of changing jobs and I have little time for my hobby projects.
This project is currently missing a script which would compile the entire project in one step, and one needs to first open the Qsys project and then generate the needed files.
I will improve the scripts and documentation once I have more time.
Jan
Hi Jan,
thanks for the great project.
I just tried reproducing it locally and ran into missing component issues:
Warning (125092): Tcl Script File ../qsys/system/synthesis/system.qip not found
And then during compilation:
Error (12006): Node instance "inst_system" instantiates undefined entity "system". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Therefore I went back to the blinky example which worked as expected. 🥳
When I update to your second commit I run into this issue:
Error (12252): System.clock_counter_0: Component clock_counter 1.0 not found or could not be instantiated
I'm assuming that all of these errors are related to my local library setup not being configured properly.
So far all I did was take your project and open it with quartus.
This is probably a very easy question but I have been mainly using Vivado and Yosys so I'm not super familiar with quartus.
Best wishes
Martin
The text was updated successfully, but these errors were encountered: